Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-10-30
2010-06-15
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C703S014000
Reexamination Certificate
active
07739629
ABSTRACT:
A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.
REFERENCES:
patent: 5625803 (1997-04-01), McNelly et al.
patent: 6083271 (2000-07-01), Morgan
patent: 6195630 (2001-02-01), Mauskar et al.
patent: 6480815 (2002-11-01), Olson et al.
patent: 6735744 (2004-05-01), Raghunathan et al.
patent: 6779163 (2004-08-01), Bednar et al.
patent: 6820240 (2004-11-01), Bednar et al.
patent: 6883152 (2005-04-01), Bednar et al.
patent: 6944843 (2005-09-01), Bansal
patent: 7000214 (2006-02-01), Iadanza et al.
patent: 7296251 (2007-11-01), Dhanwada et al.
patent: 7305639 (2007-12-01), Floyd et al.
patent: 2002/0133792 (2002-09-01), Raghunathan et al.
patent: 2004/0060024 (2004-03-01), Bednar et al.
patent: 2004/0083441 (2004-04-01), Gweon et al.
patent: 2004/0243958 (2004-12-01), Bednar et al.
patent: 2005/0034095 (2005-02-01), Bansal
patent: 2005/0108667 (2005-05-01), Iadanza et al.
patent: 2005/0278676 (2005-12-01), Dhanwada et al.
patent: 2006/0031795 (2006-02-01), Rahmat et al.
patent: 2006/0117282 (2006-06-01), Frenkil
patent: 2006/0184905 (2006-08-01), Floyd et al.
patent: 2006/0265681 (2006-11-01), Bakir et al.
patent: 2007/0245277 (2007-10-01), Chen
patent: 2007/0245278 (2007-10-01), Chen
patent: 2008/0052654 (2008-02-01), Rahmat et al.
patent: 2008/0263490 (2008-10-01), Lewis et al.
patent: 2008/0270962 (2008-10-01), Chadwick et al.
patent: 2009/0125851 (2009-05-01), Levy
Potlapally et al., “Accurate Power Macro-Modeling Techniques for Complex RTL Circuits”, Fourteenth International Conference on VLSI Design, Jan. 3, 2001, pp. 235-241.
Bhatia Sandeep
Chen Pinhong
Chen Yonghao
Chickermane Vivek
Chu Christina
Cadence Design Systems Inc.
Durant Stephen C.
Kik Phallaka
LandOfFree
Method and mechanism for implementing electronic designs... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and mechanism for implementing electronic designs..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and mechanism for implementing electronic designs... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4248848