Static information storage and retrieval – Read/write circuit – Precharge
Patent
1999-01-19
1999-11-16
Nelms, David
Static information storage and retrieval
Read/write circuit
Precharge
365190, G11C 700
Patent
active
059869550
ABSTRACT:
A hidden data path minimizes equilibration delays in coupling differential data through a complementary data path. The hidden data path may be used for both reading and writing to the memory cell array. The hidden data path includes two sets of complementary I/O lines coupled in parallel between the memory cell array and the DC sense amplifier, and are alternatively coupled between the memory cell array and the DC sense amplifier to receive and transmit data. The set of complementary I/O lines not coupled is equilibrated during this time in preparation for coupling to and transmitting subsequent differential data. The hidden data path may also include two sets of data read lines coupled in parallel between the DC sense amplifier and the output circuitry if used for reading data from the memory cell array. Similarly, a second set of data write lines may be coupled in parallel between the input circuitry and write driver circuit when used for writing data to the memory cell array.
REFERENCES:
patent: 5471426 (1995-11-01), McClure
patent: 5825693 (1998-10-01), Lee et al.
patent: 5828612 (1998-10-01), Yu et al.
Siek David D.
Somasekharan Rajesh
Micro)n Technology, Inc.
Nelms David
Tran M.
LandOfFree
Method and apparatus for hiding data path equilibration time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for hiding data path equilibration time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for hiding data path equilibration time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1332692