Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2005-02-09
2009-02-03
Chen, Tse (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S375000, C713S400000
Reexamination Certificate
active
07487377
ABSTRACT:
Redundant time-of-day (TOD) oscillators are aligned, within a master oscillator path, to local logic oscillator and used to create independent step-sync signals. A step checker validates and provides selection signals to identify which of the TOD oscillators operates according to a criterion. Independent step-sync signals are transmitted to several sibling chips. Local step and sync signals are delayed to arrive at TOD register nearly synchronous with TOD registers in sibling chips. A slave oscillator path may be used to select time signals generated in a sibling chip, whereby the master oscillator path is deselected. A primary control register set may be used to configure which among several chips is a master chip using the master oscillator path. All remaining chips are slave chips. All segments of the topology are redundant. One of multiple possible alternate topologies is defined in a secondary control register set. Commands and TOD values are passed on the fabric at predefined time increment boundaries to establish, restore, or maintain synchronization across all chips.
REFERENCES:
patent: 5146585 (1992-09-01), Smith, III
patent: 6201809 (2001-03-01), Lewin et al.
patent: 2003/0133451 (2003-07-01), Mahalingaiah
Swaney Scott Barnett
Ward Kenneth Lundy
Webel Tobias
Weiss Ulrich
Woehrle Matthias
Chen Tse
Foley Sarah B.
International Business Machines - Corporation
Roberts-Gerhardt Diana L.
Yee Duke W.
LandOfFree
Method and apparatus for fault tolerant time synchronization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for fault tolerant time synchronization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for fault tolerant time synchronization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4125632