Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Reexamination Certificate
1997-10-10
2001-02-06
Chan, Eddie P. (Department: 2751)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
C711S003000
Reexamination Certificate
active
06185703
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention pertains to memories and memory testing. More particularly, this invention relates to direct access testing of embedded memory.
2. Background
Continual advances in processor technology have led to continual increases in the functionality provided in a single processor chip. One example of such functionality is on-chip memories, often referred to as cache memories. On-chip cache memories provide storage of data and/or instructions as well as various other control and/or address information for use by the execution unit(s) and other internal logic of the processor. These on-chip cache memories are typically very fast memories, with the combination of their speed as well as their close physical locality to the execution unit(s) and other internal logic leading to fast memory accesses for the information stored in these memories.
However, the fabrication of memories does not produce perfect results and, therefore, processors will occasionally be fabricated which have faulty memories. The faults may be complete failure of the memory cells, failure of particular cells, failure only under certain circumstances, etc. Therefore, given that processors with such faulty memories may be fabricated, it would be beneficial to provide a way to test the embedded memories to verify their performance. Unfortunately, given the embedded nature of these memories, it is typically not possible to directly access them from external to the processor, thereby making testing very difficult.
An additional concern in testing embedded memory is the amount of chip “real estate” which is taken up by the testing logic. Once operation of the embedded memory has been verified the testing of the embedded memory is typically not repeated. Therefore, it would be preferable to reduce the amount of chip real estate used for logic dedicated solely to the testing of the embedded memory.
One solution to testing embedded memories is to generate a software test program which, when executed by the execution unit(s) of the processor, requires the use of the embedded memories. By carefully selecting the instructions and data for testing, portions of the embedded memories can be checked and performance verified. However, this solution requires very careful planning by the test program designer and a thorough knowledge of the overall processor architecture in order for the designer to know how the instructions will be executed and information stored in the memories. Furthermore, this solution makes it very difficult to exactly identify which particular memory cell malfunctioned in response to which particular instruction.
Thus, a need exists for improved testing of embedded memories.
SUMMARY OF THE INVENTION
An apparatus is disclosed which includes an embedded memory, a plurality of input connectors to receive input signals from an external source, a plurality of output connectors to provide output signals to the external source, and a plurality of reconfigurable input and output signal paths coupled to the embedded memory and the plurality of input and output connectors. When the apparatus is operating in a first operating mode, the plurality of reconfigurable input and output signal paths provide the input signals directly to and the output signals directly from the embedded memory.
A method is disclosed which includes checking whether a direct access test mode is selected and receiving input signals from an external source. If the direct access test mode is selected, the input signals are provided directly to an embedded memory.
REFERENCES:
patent: 4575792 (1986-03-01), Keeley
patent: 4969148 (1990-11-01), Nadeau-Dostie et al.
patent: 5249281 (1993-09-01), Fuccio et al.
patent: 5479652 (1995-12-01), Dreyer et al.
patent: 5596734 (1997-01-01), Ferra
patent: 5663965 (1997-09-01), Seymour
patent: 5828825 (1998-10-01), Eskandari et al.
patent: 5835504 (1998-11-01), Balkin et al.
patent: 5875293 (1999-02-01), Bell et al.
patent: 5923675 (1999-07-01), Brown et al.
Cleary James M.
Guddat Douglas A.
Israeli Tsafrir
Blakely , Sokoloff, Taylor & Zafman LLP
Chan Eddie P.
Intel Corporation
Verbrugge Kevin
LandOfFree
Method and apparatus for direct access test of embedded memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for direct access test of embedded memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for direct access test of embedded memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2571346