Method and apparatus for completely covering a wafer with a...

Semiconductor device manufacturing: process – With measuring or testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S780000, C257S048000, C257SE23179, C257SE21530

Reexamination Certificate

active

11160154

ABSTRACT:
A method and apparatus for determining the complete coverage of a passivating material on the final conductive interconnection of a wafer containing integrated circuits. A test structure with the dimensions of the final interconnections of the integrated circuits is formed during manufacture of the integrated circuits and used to determine complete coverage of the wafer by creating an opening in the passivating material at the test structure, the size of the opening being indicative of the complete coverage of the wafer.

REFERENCES:
patent: 6166808 (2000-12-01), Greve
patent: 6753972 (2004-06-01), Hirose et al.
patent: 6897079 (2005-05-01), Hirose et al.
patent: 2004/0070773 (2004-04-01), Hirose et al.
patent: 2004/0145747 (2004-07-01), Jasapara

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for completely covering a wafer with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for completely covering a wafer with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for completely covering a wafer with a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3827394

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.