Merged memory and logic (MML) integrated circuits including inde

Details Merged memory and logic (MML) integrated circuits including inde Merged memory and logic (MML) integrated circuits including inde

1998-04-13

2000-05-23

Nelms, David

Static information storage and retrieval

Read/write circuit

Multiplexing

36518511, 365201, 36523003, G11C 700

Patent

active

060672552

ABSTRACT:
A merged memory and logic (MML) integrated circuit includes a memory block having a plurality of memory banks, each of which is independently controlled by row address strobe signals, column address strobe signals and write enable signals. A logic block is connected to the memory block and generates an independent row address strobe signal, column address strobe signal and write enable signal for each of the plurality of memory banks. The memory block may also comprise a controller that independently controls each of the memory banks. The controller is connected between the logic block and the plurality of memory banks to receive the independent row address strobe signal, column address strobe signal and write enable signal for each of the plurality of memory banks from the logic block. Accordingly, high speed operation and control of memory banks in an MML integrated circuit may be provided. The MML integrated circuit also includes a test signal input/output unit that transmits external test signals from external to the MML integrated circuit to the memory block during testing of the MML integrated circuit, and that receives tests that are generated by the memory block during testing of the MML integrated circuit for transmission external to the MML integrated circuit.

REFERENCES:
patent: 3761898 (1973-09-01), Pao
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4656614 (1987-04-01), Suzuki
patent: 4797850 (1989-01-01), Amitai
patent: 4870619 (1989-09-01), Van Ness
patent: 5315553 (1994-05-01), Morris
patent: 5400281 (1995-03-01), Morigami
patent: 5428770 (1995-06-01), Garner
patent: 5590071 (1996-12-01), Kolor et al.
patent: 5598374 (1997-01-01), Rao
patent: 5613094 (1997-03-01), Khan et al.
patent: 5724603 (1998-03-01), Nishiguchi
patent: 5771199 (1998-06-01), Lee
patent: 5848016 (1998-12-01), Kwak
patent: 5867180 (1999-02-01), Katayama et al.
patent: 5889714 (1999-03-01), Schumann et al.
UK Search Report, GB 9812816.8, Aug. 26, 1998.

Affiliated with

Also associated with

Rating

Merged memory and logic (MML) integrated circuits including inde does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Merged memory and logic (MML) integrated circuits including inde, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Merged memory and logic (MML) integrated circuits including inde will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1841677