Memory I/O buffer using shared read/write circuitry

Details Memory I/O buffer using shared read/write circuitry Memory I/O buffer using shared read/write circuitry

2005-04-12

2005-04-12

Le, Thong Q. (Department: 2818)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S196000, C365S189011

Reexamination Certificate

active

06879524

ABSTRACT:
A memory input-output (IO) buffer is provided, which includes a bit line, a data input-output line and a combined sense amplifier and write driver. The combined sense amplifier and write driver is coupled to the data input-output line and the first bit line and shares the same physical area on an integrated circuit.

REFERENCES:
patent: 5132928 (1992-07-01), Hayashikoshi et al.
patent: 5500820 (1996-03-01), Nakaoka
patent: 5661729 (1997-08-01), Miyazaki et al.

Affiliated with

Also associated with

Rating

Memory I/O buffer using shared read/write circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory I/O buffer using shared read/write circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory I/O buffer using shared read/write circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3421171