Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2006-08-11
2010-02-23
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Read/write circuit
Precharge
C365S191000, C365S207000, C365S233100
Reexamination Certificate
active
07668029
ABSTRACT:
In one form a memory and method thereof has a memory array having a plurality of memory cells. A bit line precharge operation is based on a clock edge of an external clock signal. A word line is selected after the beginning of the precharge operation. A sense operation is begun after enabling the word line, where the sense operation is for sensing a logic state of a memory cell. A data bit is output from the memory array corresponding to the sensed logic state of the memory cell. In one form the bit line precharge operation further comprises the bit line precharge operation having a predetermined duration that is independent of the clock signal, and the sense operation begins a predetermined delay time after enabling the word line, the sense operation having a variable duration.
REFERENCES:
patent: 4751407 (1988-06-01), Powell
patent: 5280597 (1994-01-01), Takata et al.
patent: 5491359 (1996-02-01), May et al.
patent: 5563834 (1996-10-01), Longway et al.
patent: 5566123 (1996-10-01), Freiden et al.
patent: 5631577 (1997-05-01), Freiden et al.
patent: 5708624 (1998-01-01), Leung
patent: 5729160 (1998-03-01), Allan
patent: 5869990 (1999-02-01), Murabayashi et al.
patent: 5943290 (1999-08-01), Robinson et al.
patent: 5999482 (1999-12-01), Kornachuk et al.
patent: 6061293 (2000-05-01), Miller et al.
patent: 6072732 (2000-06-01), McClure
patent: 6087858 (2000-07-01), Hunt et al.
patent: 6115789 (2000-09-01), Durham et al.
patent: 6130847 (2000-10-01), Huang et al.
patent: 6160743 (2000-12-01), Parris
patent: 6181626 (2001-01-01), Brown
patent: 6201757 (2001-03-01), Ward et al.
patent: 6282131 (2001-08-01), Roy
patent: 6483754 (2002-11-01), Agrawal
patent: 6882591 (2005-04-01), Winograd et al.
patent: 6885610 (2005-04-01), Takayanagi
patent: 6952040 (2005-10-01), Chau et al.
patent: 2003/0001219 (2003-01-01), Chau et al.
patent: 2004/0105292 (2004-06-01), Matsui
patent: 2004/0202039 (2004-10-01), Takayanagi
patent: 2004/0223354 (2004-11-01), Lee
patent: 2005/0249016 (2005-11-01), Zanden et al.
patent: 2007/0097780 (2007-05-01), Chen et al.
PCT/US07/62549 International Search Report and Written Opinion mailed Sep. 29, 2008.
EPC Application No. 07757307.9 Supplemental EPC Search Report mailed Jun. 30, 2009.
Office Action on Related U.S. Appl. No. 11/392,402 mailed Dec. 27, 2007.
Moyer William C.
Pelley III Perry H.
Clingan, Jr. James L.
Freescale Semiconductor, Inc
Graham Kretelia
Hill Daniel D.
Ho Hoai V
LandOfFree
Memory having sense time of variable duration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory having sense time of variable duration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having sense time of variable duration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4223794