Memory having selectable output strength

Details Memory having selectable output strength Memory having selectable output strength

1998-01-14

1999-01-26

Nelms, David

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

36523006, 326 83, G11C 1604, H03K 190175

Patent

active

058645063

ABSTRACT:
An output buffer circuit of a semiconductor memory device can produce multiple output buffer drive strengths. An electronic system including a memory device in which such an output buffer circuit is implemented can include a mechanism for enabling the output buffer drive strength to be easily selected by a user of the memory device (such as an assembler of an electronic system including the memory device) from the multiple possible drive strengths. The invention thus enables a memory device to be easily configured to have an output buffer drive strength that is compatible with a wide variety of electrical loads to be driven by the output buffers of the memory device. Since the output buffer circuit of the invention allows the output buffer drive strength to be more closely tailored to the electrical load being driven, signal reflections, voltage overshoot and undershoot, and timing problems that can result from mismatch between the output buffer drive strength and the associated electrical load can be reduced.

REFERENCES:
patent: 4636983 (1987-01-01), Young et al.
patent: 4785427 (1988-11-01), Young
patent: 4877978 (1989-10-01), Platt
patent: 4918664 (1990-04-01), Platt
patent: 5132936 (1992-07-01), Keswick et al.
patent: 5153450 (1992-10-01), Ruetz
patent: 5157282 (1992-10-01), Ong et al.
patent: 5162672 (1992-11-01), McMahan et al.
patent: 5319252 (1994-06-01), Pierce et al.
patent: 5319258 (1994-06-01), Ruetz
patent: 5345112 (1994-09-01), Nazarian et al.
patent: 5347183 (1994-09-01), Phelan
patent: 5361003 (1994-11-01), Roberts
patent: 5362997 (1994-11-01), Bloker
patent: 5381370 (1995-01-01), Lacey et al.
patent: 5383157 (1995-01-01), Phelan
patent: 5444406 (1995-08-01), Horne
patent: 5469558 (1995-11-01), Lieberman et al.
patent: 5489858 (1996-02-01), Pierce et al.
patent: 5512854 (1996-04-01), Park
patent: 5561792 (1996-10-01), Ganapathy
patent: 5583457 (1996-12-01), Horiguchi et al.
patent: 5600271 (1997-02-01), Erickson et al.
patent: 5708597 (1998-01-01), Kelem
patent: 5732027 (1998-03-01), Arcoleo et al.
U.S. Patent Application Serial No. 08/576,081, entitled Method and Apparatus for a Programmable Skew Buffer to Optimize Input/Output Timing, by Mathew Arcoleo, filed on Dec. 21, 1995.
Griffin et al., Memory 1996: Complete Coverage of DRAm, SRAM, EPROM, and Flash Memory ICs, Chapter 7, "DRAM Technology," pp. 7-1 thru 7-20, Integrated Circuit Engineering Corporation, 1996.
Griffin et al., Memory 1996: Complete Coverage of DRAM, SRAM, EPROM, and Flash Memory ICs, Chapter 8, "SRAM Technology," pp. 8-1 thru 8-18, Integrated Circuit Engineering Corporation, 1996.
Griffin et al., Memory 1996: Complete Coverage of DRAM, SRAM, EPROM, and Flash Memory ICs, Chapter 13, "Voltage and Power Consumption," pp. 13-1 thru 13-8, Integrated Circuit Engineering, Corporation 1996.
Cypress Semiconductor, Cypress Programmable Logic Data Book 1996, Nov. 1995, pp. i-v; 4-28 thru 4-34; and 6-16 thru 6-28.
Cypress Semiconductor, "Programmable Skew Clock Buffer (PSCB)," pp. 10-130 thru 10-139.
Cypress Semiconductor, Cypress Data Book Memories DataCom FCT Logic PC Products, May 1995, pp. i-iv, vii; 2-36 thru 2-43; 2-227; 2-258 thru 2-268; 6-1 thru 6-15; and 6-74 thru 6-84.

Affiliated with

Also associated with

Rating

Memory having selectable output strength does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory having selectable output strength, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory having selectable output strength will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1454946