Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2007-01-30
2007-01-30
Zarabian, Amir (Department: 2827)
Static information storage and retrieval
Read/write circuit
Precharge
C365S072000, C365S154000, C365S189080, C365S194000
Reexamination Certificate
active
10783481
ABSTRACT:
A memory device having an off-current (Ioff) robust precharge control circuit and a bit line precharge method are provided. The precharge control circuit may be embodied as a delay circuit unit which receives and delays a precharge enable signal for a predetermined delay time; a NAND gate which receives the precharge enable signal and the output of the delay circuit; and an inverter which inverts the output of the NAND gate. The precharge control circuit may enable the word lines before disabling the precharge signal.
REFERENCES:
patent: 5047984 (1991-09-01), Monden
patent: 5262995 (1993-11-01), Yu
patent: 5625598 (1997-04-01), Oba
patent: 5757205 (1998-05-01), Ciraula et al.
patent: 5828612 (1998-10-01), Yu et al.
patent: 6507526 (2003-01-01), Ohtake
patent: 6888768 (2005-05-01), Sugio
patent: 2001/0052624 (2001-12-01), Houston
patent: 2002/0131320 (2002-09-01), Kurjanowicz et al.
patent: 2003/0025548 (2003-02-01), Jang
patent: 2003/0123311 (2003-07-01), Park
patent: 2003/0174567 (2003-09-01), Kim et al.
patent: 2004/0109366 (2004-06-01), Moon et al.
patent: 2004/0114411 (2004-06-01), Noda et al.
patent: 2004/0240303 (2004-12-01), Kim
patent: 2005/0128837 (2005-06-01), Kim
patent: 6162775 (1994-06-01), None
patent: 180682 (1997-04-01), None
patent: 2003115199 (2003-04-01), None
patent: 1996-025777 (1996-07-01), None
patent: 2002047876 (2002-06-01), None
patent: 2002054857 (2002-07-01), None
patent: 2002058267 (2002-07-01), None
patent: 10-2002-0087268 (2002-11-01), None
Notice to Submit a Response for Korean patent application No. 10-2003-0036748 mailed on Jul. 28, 2005.
Myers Bigel & Sibley & Sajovec
Pham Ly Duy
Samsung Electronics Co,. Ltd.
Zarabian Amir
LandOfFree
Memory devices having bit line precharge circuits with off... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory devices having bit line precharge circuits with off..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory devices having bit line precharge circuits with off... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745538