Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-22
2006-08-22
Schillinger, Laura M. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S305000
Reexamination Certificate
active
07094654
ABSTRACT:
A method of manufacturing an electronic device including a thin film transistor comprises forming a semiconductor film over an insulating substrate; depositing a first masking layer over the semiconductor film and removing portions of it to form a plurality of holes through it that extend substantially perpendicularly from its upper to its lower surface; patterning the first masking layer in a first pattern; depositing a second masking layer over the first masking layer; patterning the second masking layer to define a second pattern that lies within the area of the first pattern; and implanting the semiconductor film using at least the first masking layer as an implantation mask. A portion of the first masking layer that defines at least some of the holes partially masks the implantation such that the implantation defines source and drain regions, an undoped conduction channel between the source and drain regions, and a field-relief region having a lower doping concentration than does the drain region between the conduction channel and the drain region.
REFERENCES:
patent: 5130829 (1992-07-01), Shannon
patent: 5256585 (1993-10-01), Bae
patent: 5610099 (1997-03-01), Stevens et al.
patent: 5612234 (1997-03-01), Ha
patent: 5691561 (1997-11-01), Goto
patent: 5786241 (1998-07-01), Shimada
patent: 5834807 (1998-11-01), Kim
patent: 5866449 (1999-02-01), Liaw et al.
patent: 5899732 (1999-05-01), Gardner et al.
patent: 5902121 (1999-05-01), Goto
patent: 6008098 (1999-12-01), Pramanick et al.
patent: 6057243 (2000-05-01), Nagayama
patent: 6140164 (2000-10-01), Zhang
patent: 6180472 (2001-01-01), Akamatsu et al.
patent: 6180501 (2001-01-01), Pey et al.
patent: 6239458 (2001-05-01), Liaw et al.
patent: 6287926 (2001-09-01), Hu et al.
patent: 0629003 (1994-12-01), None
patent: 1045447 (2000-10-01), None
patent: 2326019 (1998-12-01), None
patent: 06333941 (1994-12-01), None
patent: 07131027 (1995-05-01), None
patent: 08293612 (1996-11-01), None
patent: 09148266 (1997-06-01), None
“Structural fabrication using caesium chloride island arrays as resist in a fluorocarbon reactive ion etching plasma” by S. Tsuchiya, M, Green and R R A Syms in Electrochemical and Solid-State Letters 3, 44-46 (2000).
“Mesoscopic hemisphere arrays for use as resist in structure fabrication” by M Green and T J Tsuchiya, in Vac. Sci. and Tech. B17 2074-2083 (1999).
“Formation of silicon islands on a silicon on insulator substrate upon thermal annealing” by B Leggrannd, V, Agache, J P Nys, V. Senes and D. Stievenard, in Appl. Phys. Lett., 76(22) 3271 (2000).
“Nanostructure array fabrication with a sise-controllable natural lithography” by C. Haginoya, M. Ishibashi and K. Koike, in Appl. Phys. Lett., 71(20 2934 (1999).
“Quantum pillar structures fabicated on n+gallium arsenide fabricated using ‘natural’ lithography” by M. Green, M. Gargia-Parajo, F. Khaleque and R. Murray, in Applied Physics Letters 63, 264-266 (1993).
“Micellar inorganic-polymer hybrid systems—a tool for nanlithography” by J P Spatz, T. Herzog, S.J.P. Spatz, T. Herzog, S. Möβmer, P. Ziemann and M. Möller, in Advanced Materials 11(2), 149 (1999).
“Fabrication of quasi-zero-dimensional submicron dot array and capacitance spectroscopy in a GaAs/AlGaAs heterostructure”, by H. Fang, R. Zeller and P. J. Stiles, in Applied Physics Letters, 55(14), 1433 (1989).
“Fabrication of silicon cones and pillars using rough metal films as plasma etching masks”, by K. Seeger and R.E. Palmer, in Applied Physics Letters, 74 (11), 1627 (1999).
Patent Abstracts of Japan, Dan Toru: “Semiconductor Device And Its Manufacture” Publication No. 0633394, Dec. 2, 1994, Application No. 05116856, May 19, 1993.
Koninklijke Philips Electronics , N.V.
Schillinger Laura M.
LandOfFree
Manufacture of electronic devices comprising thin-film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacture of electronic devices comprising thin-film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacture of electronic devices comprising thin-film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3642257