Radiation imagery chemistry: process – composition – or product th – Imaging affecting physical property of radiation sensitive... – Removal of imaged layers
Reexamination Certificate
1999-07-07
2001-05-22
Le, Hoa Van (Department: 1752)
Radiation imagery chemistry: process, composition, or product th
Imaging affecting physical property of radiation sensitive...
Removal of imaged layers
C430S316000
Reexamination Certificate
active
06235453
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to the fabrication of integrated circuits and more particularly to removing photoresist from an integrated circuit by using a non-oxygen gas or low oxygen gas plasma process.
BACKGROUND OF THE INVENTION
In very large scale integrated (VLSI) circuit devices, several wiring or metal layers are required to connect together the active or passive elements in a VLSI semiconductor chip. The interconnection structure consists of thin conductive lines separated by insulation (silicon dioxide) in one layer or level and connected to elements of the semiconductor chip or to a similar layer in another level. Vias or studs extend through the insulation and can be connected to contacts associated with the elements of the semiconductor chip. Connections between levels or layers and between layers and the elements of the semiconductor chip are then made. Conventional ultra-large scale integrated (ULSI) circuit devices can include five or more layers.
The interconnection structure associated with VLSI and ULSI circuits is similar to a transmission line in that there is a propagation delay of the signals being transmitted in these wiring layers. The delay is referred to as RC delay because it generally relates to the resistance (R) of the material of the wire and the capacitance (C) between adjacent wires.
With the trend of higher and higher levels of integration in integrated circuits (ICs), the space or gap (e.g., the thickness between the conductive lines or layers) is becoming extremely narrow, such as about 0.5 microns and smaller. Such a narrow space or gap between conductive lines increases the capacitance and places greater demands on the insulating properties of the insulation between such conductive lines. Capacitance (C) is the product of dielectric constant (k) of the insulating material times the area (A) of the opposing faces of the conductive line divided by the distance (D) between the conductive lines
(
C
=
kA
D
)
.
With a decrease in distance (D), the capacitance (C) increases. Since signal delay of signals transmitted on the conductive line is controlled by the RC constant, an increase in capacitance (C) degrades the performance of the integrated circuit.
Thus, it is desirable to replace traditional silicon dioxide (SiO
2
) insulative materials in multi-level interconnect devices with dielectric materials having low dielectric constants (hereinafter referred to as low-k dielectric materials). A disadvantage to using low-k dielectric materials is that traditional photoresist removal processes (e.g., ashing and solvent cleaning) causes degradation of most low-k dielectric materials. For example, photoresist removal on low-k dielectric materials, such as, hydrogen silsesquioxanes (HSQ), spin on glass (SOG), benzocyclobutine (BCB), etc., causes the dielectric constant (k) to increase. Furthermore, the conventional solvent cleaning of the integrated circuit after the ashing process typically causes further degradation of low-k dielectrics and causes increases in dielectric constant k.
Thus, there is a need and desire for a method of producing integrated circuits, including VLSI and ULSI circuits, that maintains the integrity of low-k dielectric materials during the ashing and solvent cleaning process associated with photoresist removal. Further, there is a need and desire for a method of producing integrated circuit devices that uses a non-oxygen gas (O
2
) or trace O
2
forming gas plasma process that creates a protective surface layer and removes photoresist with a relatively high ashing rate. Further still, there is a need and desire for a method of producing an integrated circuit device that uses a high temperature and high vacuum degassing process to remove trace amounts of photoresist and eliminates moisture on the surface of the integrated circuit device while preserving the integrity of the low-k dielectric material.
SUMMARY OF THE INVENTION
The present invention relates to a method of photoresist removal from an integrated circuit wafer. The method includes exposing the wafer to a plasma. The forming gas of the plasma is substantially free of oxygen gas (O
2
) and removes photoresist from the integrated circuit wafer. The method also includes removing the remaining photoresist from the wafer using a solvent and degassing the integrated circuit wafer.
The present invention also relates to a method of photoresist removal from an integrated circuit wafer. The method includes providing an integrated circuit having a layer of photoresist overlying a dielectric stack. The method also includes placing the integrated circuit in a substantially pure plasma to remove photoresist from the integrated circuit wafer.
The present invention still further relates to an integrated circuit. The integrated circuit includes a dielectric stack having a first insulative layer, a second insulative layer and a third insulative layer, the second insulative layer being a low-k dielectric layer between the first insulative layer and the third insulative layer. A via extends through the dielectric stack and the lateral sides of the second layer of the dielectric stack includes a protective layer.
REFERENCES:
patent: 4340456 (1982-07-01), Robinson et al.
patent: 5795831 (1998-08-01), Nakayama et al.
patent: 5908510 (1999-06-01), McCullough et al.
patent: 5994755 (1999-11-01), DeJong et al.
patent: 6030901 (2000-02-01), Hopper et al.
patent: 0 304 068 (1989-02-01), None
patent: WO 99/31725 (1999-06-01), None
Louis, D. et al: “Post etch cleaning of low-k dielectric materials for advanced interconnects: characterization and process optimization.” Microelectronic Engineering, vol. 41-42, Mar. 1998, pp. 415-418, © Elsevier Science B.V., Netherlands, ISSN: 0167-9317.
Nguyen, D. et al.: “A forming gas resist strip process for use with non-etchback low k spin-on polymers.” Proceedings Thirteenth International VLSI Multilevel Interconnection Conference (VMIC), Santa Clara, CA, USA, Jun. 18-20, 1996, p. 147, XP000923061.
Form PCT/ISA/220 (Jul. 1998) for PCT International application No. PCT/US 00/ 06603 dated Nov. 13, 2000.
Avanzino Steven C.
Bertrand Jacques
Huang Richard J.
You Lu
Advanced Micro Devices , Inc.
Foley & Lardner
Le Hoa Van
LandOfFree
Low-k photoresist removal process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-k photoresist removal process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-k photoresist removal process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2519315