Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-06-06
2006-06-06
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S736000
Reexamination Certificate
active
07058867
ABSTRACT:
A logic circuit comprising a flip-flop chain circuit which is utilized in a scan test of a combinational circuit, the flip-flop chain circuit including a plurality of flip-flops each of which is provided with a selector.
REFERENCES:
patent: 5812561 (1998-09-01), Giles et al.
patent: 6501288 (2002-12-01), Wilsher
patent: 6549478 (2003-04-01), Suzuki
patent: 6633502 (2003-10-01), Iwasaki
patent: 6760876 (2004-07-01), Grannis, III
patent: 9-5403 (1997-01-01), None
Kabushiki Kaisha Toshiba
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Ton David
LandOfFree
Logic circuit and methods for designing and testing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit and methods for designing and testing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit and methods for designing and testing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3696762