Layout modification using multilayer-based constraints

Details Layout modification using multilayer-based constraints Layout modification using multilayer-based constraints

2007-10-16

2007-10-16

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

11018637

ABSTRACT:
A method for improving manufacturability of a design includes performing space or enclosure checks on multiple interacting layers of a layout design and then using the resulting space or enclosure data to move predetermined feature edges in an altered design database to decrease the risk of features widths, feature spaces or feature enclosures being patterned smaller than designed. In some embodiments, the upsized features are larger in the wafer circuit pattern than are drawn in a designed database. The method for improving manufacturability of a design, in some embodiments, is stored on a computer readable storage medium.

REFERENCES:
patent: 5958635 (1999-09-01), Reich et al.
patent: 7065729 (2006-06-01), Chapman
patent: 7115343 (2006-10-01), Gordon et al.
patent: 2003/0121021 (2003-06-01), Liu et al.
patent: 2004/0107410 (2004-06-01), Misaka et al.
patent: 2005/0196681 (2005-09-01), Croffle et al.
patent: 2005/0202321 (2005-09-01), Gordon et al.
patent: 2006/0107249 (2006-05-01), Zhang et al.
International Search Report and Written Opinion

Affiliated with

Also associated with

Rating

Layout modification using multilayer-based constraints does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Layout modification using multilayer-based constraints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Layout modification using multilayer-based constraints will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3864861