JTAG mirroring circuitry and methods

Details JTAG mirroring circuitry and methods JTAG mirroring circuitry and methods

2005-11-01

2005-11-01

Lamarre, Guy (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S724000

Reexamination Certificate

active

06961884

ABSTRACT:
The present invention provides a JTAG mirroring circuit that augments the functionality of a JTAG circuit in an existing circuit design. The JTAG circuits include a TAP controller, an instruction register, and a plurality of data registers. The JTAG mirroring circuit of the present invention augments the functionality of pre-existing JTAG circuitry by introducing additional data registers that are multiplexed with data registers in the pre-existing JTAG circuit. Each of the additional data registers may perform functions that are not performed by data registers in the pre-existing JTAG circuit.

REFERENCES:
patent: 4488259 (1984-12-01), Mercy
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4710927 (1987-12-01), Miller
patent: 4871930 (1989-10-01), Wong et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5412260 (1995-05-01), Tsui et al.
patent: 5436575 (1995-07-01), Pedersen et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5768288 (1998-06-01), Jones
patent: 5790479 (1998-08-01), Conn
patent: 6097211 (2000-08-01), Couts-Martin et al.
patent: 6233205 (2001-05-01), Wells et al.
patent: 6681359 (2004-01-01), Au et al.
“AT94K Series Field Programmable System Level Integrated Circuit,” Advance Information Brochure of Atmel Corporation, Dec. 1999, 6 pages.
“CS2000 Reconfigurable Communications Procssor Family Product Brief,” Advance Product Information from ChameleonSystems, Inc., 2000, pp. 1-8.
“Motorola Technical Developments,” Magazine of Motorola, Inc., vol. 39, Sep. 1999, pp. i-vii and 77-80.
“Triscend E5 Configurable System-on-Chip Family,” Product Description from Triscend Corporation, Jan., 2000 (Version 1.00), pp. i-ii and 1-90.
“Wireless Base Station Design Using Reconfigurable Communications Processors,” Wireless Base Station White paper from ChameleonSystems, Inc., 2000, pp. 1-8.
Aitken, R.C., and Agarwal, V.K,, “A Diagnosis Method Using Pseudo-Random Vectors Without Intermediate Signatures,” Proc. of Int. Conf. on Computer-Aided Design (ICCAD), IEEE pp. 574-577 (1989).
Ghosh-Dastidar, J., and Touba, N.A., “A Rapid and Scalable Diagnosis Scheme for BIST Environments With a Large Number of Scan Chains,” Proc. of IEEE VLSI Test Symposium, pp. 79-85 (2000).
Ghosh-Dastidar, J., Das, D., and Touba, N.A., “Fault Diagnosis in Scan-Based BIST using Both Time and Space Information,” Proc. of International Test. Conf., IEEE, pp. 95-102 (1999).
Mc Anney, M.G. and Savir, J., “There is Information in Faulty Signatures,” Proc. of International Test Conf., IEEE, pp. 630-636 (1987).
Altera “APEX 20K Programmable Logic Device Family Data Sheet”, May 1999.
Altera “FLEX 10K Embedded Programmable Logic Family Data Sheet”, May 1999.
Altera “FLEX 8000 Programmable Logic Device Family Data Sheet”, May 1999.
Altera “MAX 7000 Programmable Logic Device Family Data Sheet”, May 1999.
Altera “IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices” Aug. 1999, Application Note 39.

Affiliated with

Also associated with

Rating

JTAG mirroring circuitry and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with JTAG mirroring circuitry and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and JTAG mirroring circuitry and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3509037