Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2008-09-03
2009-11-17
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S729000
Reexamination Certificate
active
07620867
ABSTRACT:
An integrated circuit carries an intellectual property core. The intellectual property core includes a test access port39with test data input leads15, test data output leads13, control leads17and an external register present, ERP lead37. A scan register25encompasses the intellectual property core and ERP lead37carries a signal indicating the presence of the scan register.
REFERENCES:
patent: 5396501 (1995-03-01), Sengoku
patent: 5544174 (1996-08-01), Abend
patent: 5673276 (1997-09-01), Jarwala et al.
patent: 5744949 (1998-04-01), Whetsel
patent: 5862152 (1999-01-01), Handly et al.
patent: 5900573 (1999-05-01), Barnes
patent: 6223315 (2001-04-01), Whetsel
patent: 6658615 (2003-12-01), Whetsel
patent: 7065692 (2006-06-01), Whetsel
Bassuk Lawrence J.
Brady W. James
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Ton David
LandOfFree
IP core design supporting user-added scan register option does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IP core design supporting user-added scan register option, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IP core design supporting user-added scan register option will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4065969