Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-04-30
2009-08-18
Garber, Charles D. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S429000, C438S701000, C257SE21632, C257SE21548
Reexamination Certificate
active
07575968
ABSTRACT:
A semiconductor process and apparatus provide a high performance CMOS devices (108, 109) with hybrid or dual substrates by etching a deposited oxide layer (62) using inverse slope isolation techniques to form tapered isolation regions (76) and expose underlying semiconductor layers (41, 42) in a bulk wafer structure prior to epitaxially growing the first and second substrates (84, 82) having different surface orientations that may be planarized with a single CMP process. By forming first gate electrodes (104) over a first substrate (84) that is formed by epitaxially growing (100) silicon and forming second gate electrodes (103) over a second substrate (82) that is formed by epitaxially growing (110) silicon, a high performance CMOS device is obtained which includes high-k metal PMOS gate electrodes having improved hole mobility.
REFERENCES:
patent: 6362071 (2002-03-01), Nguyen et al.
patent: 6902962 (2005-06-01), Yeo et al.
patent: 6972478 (2005-12-01), Waite et al.
patent: 7144779 (2006-12-01), Ramaswamy et al.
patent: 7186622 (2007-03-01), Yan et al.
patent: 7208815 (2007-04-01), Chen et al.
patent: 7298009 (2007-11-01), Yan et al.
patent: 7368334 (2008-05-01), Yeo et al.
patent: 7432149 (2008-10-01), Wu et al.
patent: 7435639 (2008-10-01), Winstead et al.
patent: 2005/0116290 (2005-06-01), de Souza et al.
C.Y. Sung et al., “High Performance CMOS Bulk Technology Using Direct Silicon Bond (DSB) Mixed Crystal Orientation Substrates,” IEEE 2005.
M. Yang et al., “On the Integration of CMOS with Hybrid Crystal Orientations,” 2004 Symposium on VLSI Technology Digest of Technical Papers.
M. Yang et al., “High Performance CMOS Fabricated on Hybrid Substrate with Different Crystal Orientations,” IEEE 2003.
Eades Debby
Mogab Joe
Nguyen Bich-Yen
Sadaka Mariam G.
Spencer Gregory S.
Cannatti Michael Rocco
Freescale Semiconductor Inc.
Garber Charles D.
Hamilton & Terrile LLP
Isaac Stanetta D
LandOfFree
Inverse slope isolation and dual surface orientation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inverse slope isolation and dual surface orientation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inverse slope isolation and dual surface orientation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4112114