Static information storage and retrieval – Read/write circuit – Data transfer circuit
Reexamination Certificate
2008-02-26
2010-12-21
Luu, Pho M (Department: 2824)
Static information storage and retrieval
Read/write circuit
Data transfer circuit
C365S052000, C365S063000, C365S233100
Reexamination Certificate
active
07855925
ABSTRACT:
A multi memory chip stacked on a multi core CPU includes a plurality of memories, each memory corresponding to a CPU core from among the CPU cores and being configured to directly transmit data between the other memories of the multi memory chip.
REFERENCES:
patent: 5717943 (1998-02-01), Barker et al.
patent: 5740463 (1998-04-01), Oshima et al.
patent: 5963745 (1999-10-01), Collins et al.
patent: 6088252 (2000-07-01), Fujisawa et al.
patent: 7031221 (2006-04-01), Mooney et al.
patent: 7411843 (2008-08-01), Ruckerbauer et al.
patent: 08-087475 (1996-04-01), None
patent: 10-2006-0038105 (2006-05-01), None
patent: WO 2006/046801 (2006-05-01), None
Kang Uk-song
Lee Jung-bae
Bui Tha-O
Lee & Morse P.C.
Luu Pho M
Samsung Electronics Co,. Ltd.
LandOfFree
Inter-transmission multi memory chip, system including the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inter-transmission multi memory chip, system including the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inter-transmission multi memory chip, system including the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4197055