Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-19
2009-06-16
Lindsay, Jr., Walter L (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S197000, C438S223000, C438S224000, C438S283000, C257SE21561, C257SE21634, C257SE21636, C257SE21640
Reexamination Certificate
active
07547595
ABSTRACT:
A method for forming CMOS integrated circuits. The method forms a blanket layer of silicon dioxide overlying an entirety of the surface region of a first well region and a second well region provided on a semiconductor substrate. The blanket layer of silicon dioxide is overlying the hard mask on the first gate structure and the second gate structure. The blanket layer of silicon dioxide is also overlying a region to be protected. Depending upon the embodiment, the region can be a sidewall spacer structure and portion of an MOS device on a peripheral region of the substrate. Of course, there can be other variations, modifications, and alternatives. The method protects the region to be protected using a masking layer, while the surface region of the first well region and the second well region being exposed. The method selectively removes exposed portions of the blanket layer of silicon dioxide, including the hard mask on the first gate structure and the second gate structure, while exposing a first polysilicon material on the first gate structure and while exposing a second polysilicon material on the second gate structure. The method strips the masking layer. The method also includes forming a silicided layer overlying the first polysilicon material on the first gate structure and the second polysilicon material on the second gate structure, while the region to be protected remains free from the silicided layer.
REFERENCES:
patent: 6410377 (2002-06-01), Hwang et al.
patent: 2004/0023478 (2004-02-01), Samavedam et al.
patent: 2006/0003513 (2006-01-01), Helm et al.
patent: 2006/0194395 (2006-08-01), Ning et al.
patent: 2007/0196992 (2007-08-01), Xiang et al.
patent: 2008/0157091 (2008-07-01), Shin et al.
Ahmadi Mohsen
Lindsay, Jr. Walter L
Semiconductor Manufacturing International (Shanghai) Corporation
Townsend and Townsend / and Crew LLP
LandOfFree
Integration scheme method and structure for transistors... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integration scheme method and structure for transistors..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration scheme method and structure for transistors... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4128373