Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-02-02
1999-01-26
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438258, 438592, H01L 218242, H01L 213205, H01L 214763
Patent
active
058638202
ABSTRACT:
A process and structure are described wherein logic and memory share the same chip. Contacts to the memory circuits are made using the SAC process, thus ensuring maximum density, while the logic circuits are made using the SALICIDE process, thus ensuring high performance. The two processes have been integrated within a single chip by first forming polysilicon gate pedestals, those located in the memory areas also having hard masks of silicon nitride. Next, spacers are grown on the vertical sides of the pedestals. Source/drain regions are now formed using the LDD process following which the pedestals, on the memory side only, are given a protective coating of oxide (RPO). This allows the SALICIDE process to be selectively applied to only the logic side. Then, while the logic side is protected, the SAC process is applied to the memory side. This process is self-aligning. The spacers define the contact holes and the hard masks allow oversize openings to be etched without the danger of shorting through to the pedestals.
REFERENCES:
patent: 4997777 (1991-03-01), Boivin
patent: 5134083 (1992-07-01), Matthews
patent: 5175120 (1992-12-01), Lee
patent: 5397722 (1995-03-01), Bashir et al.
patent: 5472892 (1995-12-01), Gwen et al.
patent: 5538912 (1996-07-01), Kunori et al.
patent: 5573980 (1996-11-01), Yoo
patent: 5668035 (1997-09-01), Fang et al.
patent: 5668065 (1997-09-01), Lin
patent: 5719079 (1998-02-01), Yoo et al.
patent: 5789294 (1998-08-01), Choi
Ackerman Stephen B.
Booth Richard A.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Integration of sac and salicide processes on a chip having embed does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integration of sac and salicide processes on a chip having embed, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration of sac and salicide processes on a chip having embed will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1450056