Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-06-26
2000-12-19
Niebling, John F.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438302, 438527, H01L 21336, H01L 21425
Patent
active
061626929
ABSTRACT:
An integrated circuit fabrication process is provided for placing a diffusion barrier layer above the junctions of a transistor and counter dopant regions at the boundaries of the junctions to enhance the dopant level within the junctions. The diffusion barrier layer (e.g., a nitride layer) is strategically placed between the junctions and sidewall spacers which extend laterally from the opposed sidewall surfaces of a gate conductor. The diffusion barrier layer inhibits the dopants within the junctions from passing into the sidewall spacers. Dopant species opposite in type to those in the junctions are implanted into the counter dopant regions using a "large tilt angle" (LTA) implant methodology, wherein the angle of incidence of the injected dopant ions is at a non-perpendicular angle relative to the upper surface of the semiconductor substrate. In this manner, the counter dopant regions are placed both beneath the junctions and at the juncture between the junctions and the channel region of the transistor. The counter dopants fill vacancy and interstitial sites within the substrate, and thus block migration avenues through which the dopants in the junctions could otherwise pass into other areas of the substrate. The integration of the diffusion barrier layer with the counter dopant regions ensures that the dopant concentration within the junctions will be maintained.
REFERENCES:
patent: 4968639 (1990-11-01), Bergonzoni
patent: 5362981 (1994-11-01), Sato et al.
patent: 5409848 (1995-04-01), Han et al.
patent: 5514902 (1996-05-01), Kawasaki et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5518942 (1996-05-01), Shrivastava
patent: 5554544 (1996-09-01), Hsu
patent: 5554871 (1996-09-01), Yamashita et al.
patent: 5750435 (1998-05-01), Pan
patent: 5756383 (1998-05-01), Gardner
patent: 5763311 (1998-06-01), Gardner et al.
patent: 5770490 (1998-06-01), Frenette et al.
patent: 5804496 (1998-09-01), Duane
patent: 5834347 (1998-11-01), Fukatsu et al.
patent: 5882974 (1999-03-01), Gardner et al.
Gardner Mark I.
Nguyen Thien T.
Wristers Derrick J.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Lindsay Jr. Walter L.
Niebling John F.
LandOfFree
Integration of a diffusion barrier layer and a counter dopant re does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integration of a diffusion barrier layer and a counter dopant re, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration of a diffusion barrier layer and a counter dopant re will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-270686