Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-04-11
2010-02-09
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE29300
Reexamination Certificate
active
07659166
ABSTRACT:
Systems and methods are described that facilitate integrating ArF core patterning of floating gate structures in a flash memory device followed by KrF periphery gate patterning using a hard mask comprising a material such as amorphous carbon to facilitate core gate construction. The amorphous carbon hard mask can facilitate preparing such core gate structures while protecting periphery gate stacks such that the periphery stacks are ready for immediate KrF lithography upon completion of core gate formation without requiring additional resist deposition between core and periphery etches.
REFERENCES:
patent: 7018868 (2006-03-01), Yang et al.
patent: 2006/0046484 (2006-03-01), Abatchev et al.
Bell Scott A.
Plat Marina V.
Coleman W. David
GLOBALFOUNDRIES Inc.
Shook Daniel
Turocy & Watson LLP
LandOfFree
Integration approach to form the core floating gate for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integration approach to form the core floating gate for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration approach to form the core floating gate for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4162255