Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-04-07
2008-03-18
Ton, David (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S733000, C714S744000
Reexamination Certificate
active
07346822
ABSTRACT:
An integrated circuit including test circuitry, the test circuitry including a counter for counting clock signals and having an output for providing a control signal. The counter being arranged to have an internal state, and the counter being arranged to change the control signal on the internal state of counter reaching a predetermined value.
REFERENCES:
patent: 5381420 (1995-01-01), Henry
patent: 5877636 (1999-03-01), Truong et al.
patent: 5907699 (1999-05-01), Nakajima
patent: 6014763 (2000-01-01), Dhong et al.
patent: 6019502 (2000-02-01), Baeg et al.
patent: 6430720 (2002-08-01), Frey et al.
patent: 6530053 (2003-03-01), Suda
patent: 6671839 (2003-12-01), Cote et al.
patent: 6742149 (2004-05-01), Osawa
patent: 7007213 (2006-02-01), Wang et al.
patent: 2002/0144168 (2002-10-01), Bleakley
European Search Report from French Patent Application No. 04252078, filed Apr. 7, 2004.
Hirabayashi O., et al. “DFT Techniques For Wafer-Level At-Speed Testing of High-Speed SRAMs” Proceedings International Test Conference 2002. ITC 2002. Baltimore, MD, Oct. 7-10, 2002, International Test Conference, New York, NY: IEEE US, Oct. 7, 2002, pp. 164-169, XP010609738.
Mills Robert M.
Warren Robert
Jorgenson Lisa K.
Morris James H.
STMicroelectronics Limited
Ton David
LandOfFree
Integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3966041