Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-07-23
1999-07-27
Fourson, George
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438223, 438233, 438430, 438586, 438637, 438669, H01L 2176, H01L 2128
Patent
active
059306335
ABSTRACT:
A new method of forming a butted contact in combination with a shallow trench isolation process is described. Shallow trench isolation areas are formed within the semiconductor substrate and filled with an oxide. A first photomask is formed having an opening larger than the butted contact to be formed and exposing a portion of at least one of the shallow trench isolation areas. The oxide is etched away within the shallow trench isolation area where it is exposed forming a misalignment trench wherein the exposed sidewall is adjacent to a P-well. A gate oxide layer is grown on the surface of the substrate and on the exposed sidewall of the misalignment trench. A first polysilicon layer is deposited overlying the gate oxide layer and filling the misalignment trench. The polysilicon and oxide layers are etched away to form gate electrodes and interconnection lines where a portion of the first polysilicon layer remains within the misalignment trench. A dielectric layer is deposited overlying the gate electrodes and lines. A second photomask is formed overlying the dielectric layer having an opening where the butted contact is to be made. The dielectric layer is etched away within the opening. A second layer of polysilicon is deposited within the opening to form a butted contact wherein the presence of the gate oxide layer within the misalignment trench prevents a short between the first and second polysilicon layers within the misalignment trench and the adjacent substrate.
REFERENCES:
patent: 5350712 (1994-09-01), Shibata
patent: 5494848 (1996-02-01), Chin
patent: 5525552 (1996-06-01), Huang
patent: 5607881 (1997-03-01), Huang
patent: 5624862 (1997-04-01), An
patent: 5843816 (1998-12-01), Liaw et al.
S. Wolf, "Silicon Processing For The VLSI Era-vol. 2", Lattice Press, Sunset Beach, CA, 1990, pp. 160-162.
Ackerman Stephen B.
Fourson George
Pike Rosemary L.S.
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Integrated butt-contact process in shallow trench isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated butt-contact process in shallow trench isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated butt-contact process in shallow trench isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-891584