Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-03-01
2011-03-01
Nguyen, Khiem D (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21409
Reexamination Certificate
active
07897469
ABSTRACT:
A method of manufacturing an I-MOS device includes forming a semiconductor layer (2) on a buried insulating layer (4). A gate structure (23) including a gate stack (14) is formed on the semiconductor layer, and used to (5) self align the formation of a source region (28) by implantation. Then, an etch step is used to selectively etch the gate structure (23) and this is followed by forming a drain region (36) by implantation. The method can precisely control the i-region length (38) between source region (28) and gate stack (14).
REFERENCES:
patent: 5959337 (1999-09-01), Gardner et al.
patent: 6153534 (2000-11-01), Long et al.
patent: 6967363 (2005-11-01), Buller
patent: 2004/0089890 (2004-05-01), Burnett
patent: 2005/0116293 (2005-06-01), Goldbach et al.
patent: 2006/0202254 (2006-09-01), Lai et al.
patent: 08 321613 (1996-12-01), None
Choi, Woo Young, et al; “80nm Self-Aligned Complementary I-MOS Using Double Sidewall Spacer and Elevated Drain Structure and Its Applicability to Amplifiers With High Linearity”; EEMD 04-203; pp. 8.5.1-8.5.4, Dec. 2004.
Gopalakrishnan, Kailash, et al; “Impact Ionization MOS (I-MOS)—Part II: Experimental Results”; IEEE Transactions on Electron Devices; vol. 52. No. 1; Jan. 2006; p. 77-84.
Choi, Woo Young, et al; “100nm n-/p-Channel I-MOS Using a Novel Self-Aligned Structure”; IEEE Electron Device Letters; vol. 26, No. 4 Apr. 2005; pp. 261-263.
Choi, Woo Young, et al; “A New Fabrication Method for Self-Aligned Nanoscale I-MOS (Impact-Ionization MOS)”; pp. 211-212; Device Research Conference 2004; IEEE Cat No. 04TH8724; IEEE; Piscataway, NJ, US.
Nguyen Khiem D
NXP B.V.
Shook Daniel
LandOfFree
Impact ionization MOSFET method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Impact ionization MOSFET method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Impact ionization MOSFET method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2696491