Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-06-08
2008-12-02
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S727000, C714S731000
Reexamination Certificate
active
07461310
ABSTRACT:
An integrated circuit (IC) tester tests an IC having logic blocks that communicate through clocked devices arranged into scan chains. The tester organizes a low-speed IC functional test into a succession of test cycles, each of a uniform test cycle period, and can clock each clocked device up to once per test cycle with adjustable clock signal edge timing. At selected times during the functional test, the tester executes a capture procedure wherein it adjusts clock signal edge timing so that a delay between clocking of the input and output signals of selected logic blocks is less than the test cycle period to determine whether those logic blocks can operate at high frequency without delay faults. The tester executes a scan procedure immediately following each capture procedure to acquire data representing states of logic block output signals to enable the tester to determine whether one or more selected logic blocks experienced delay faults during the capture procedure.
REFERENCES:
patent: 6954887 (2005-10-01), Wang et al.
patent: 7216280 (2007-05-01), Benware
patent: 2002/0112208 (2002-08-01), Kakizawa et al.
patent: 2006/0242474 (2006-10-01), Jun et al.
patent: 2006/0253753 (2006-11-01), Gunda et al.
patent: 2007/0061657 (2007-03-01), Chang et al.
Bedell Daniel J.
Smith-Hill and Bedell
Springsoft, Inc.
Ton David
LandOfFree
IC functional and delay fault testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC functional and delay fault testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC functional and delay fault testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4033177