Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2005-12-20
2005-12-20
Clark, Jasmine (Department: 2815)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S613000, C438S614000, C438S615000, C438S632000, C438S665000, C438S628000
Reexamination Certificate
active
06977213
ABSTRACT:
Disclosed herein are a method of manufacturing a solder bump on a semiconductor device, a solder bump structure formed on a substrate, and an intermediate solder bump structure. In one embodiment, the method includes creating a bonding pad over a semiconductor substrate, and placing a mask layer over the substrate and the bonding pad. The method also includes forming an opening in the mask layer having a primary solder mold and at least one secondary solder mold joined with the primary mold, where the opening exposes a portion of the bonding pad. In this embodiment, the method further includes filling the primary solder mold and the at least one secondary solder mold with solder material to form corresponding primary and at least one secondary solder columns in electrical contact with the bonding pad. The method also includes removing the mask layer after the filling of the solder molds with the solder material. The method still further includes reflowing the solder material to form a primary solder bump from the solder material of the primary solder column and at least a portion of the solder material from the at least one secondary solder column through cohesion of the solder material from the at least one secondary solder column to the primary solder column when melted.
REFERENCES:
patent: 5137845 (1992-08-01), Lochon et al.
patent: 5268072 (1993-12-01), Agarwala et al.
patent: 6300250 (2001-10-01), Tsai
patent: 6372545 (2002-04-01), Fan et al.
patent: 6375062 (2002-04-01), Higdon et al.
patent: 6426281 (2002-07-01), Lin et al.
patent: 6426283 (2002-07-01), Chen et al.
patent: 6486054 (2002-11-01), Fan et al.
patent: 6541366 (2003-04-01), Chin et al.
patent: 6551856 (2003-04-01), Lee
patent: 6583039 (2003-06-01), Chen et al.
patent: 6586322 (2003-07-01), Chiu et al.
patent: 6605524 (2003-08-01), Fan et al.
patent: 6649507 (2003-11-01), Chen et al.
patent: 2002/0127836 (2002-09-01), Lin et al.
patent: 2003/0073036 (2003-04-01), Peng et al.
patent: 2004/0005771 (2004-01-01), Fan et al.
Chen Shih-Ming
Lin Kuo-Wei
Tsai Yu-Ying
Baker & McKenzie LLP
Clark Jasmine
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
IC chip solder bump structure and method of manufacturing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC chip solder bump structure and method of manufacturing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC chip solder bump structure and method of manufacturing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3512401