Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-06-06
1998-11-03
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438451, H01L 218238, H01L 2176
Patent
active
058307907
ABSTRACT:
The present invention relates to a high voltage transistor of a semiconductor memory device, and more particularly to a high voltage transistor which improves element isolation and breakdown voltage characteristics thereof. A high voltage transistor formed on a semiconductor substrate comprising a first and second diffusion regions doped by a first conductive impurity which are separated from each other by a channel region doped by a second conductive impurity, the channel region, and a gate electrode interposing a gate oxide layer, the first and second diffusion regions and the channel region being surrounded with an oxide layer for isolating elements having a second conductive channel stop layer on the lower portion thereof, characterized in that the density of a second conductive impurity doped in the regions where a boundary area in a direction of channel length of each of the first and second diffusion regions is contacted with a boundary area of the oxide layer for isolating elements is lower than that of a second conductive impurity doped in the regions where a boundary area in a direction of channel width of each of the first and second diffusion regions is contacted with the boundary area of the oxide layer for isolating elements.
REFERENCES:
patent: 3755001 (1973-08-01), Kooi et al.
patent: 4373965 (1983-02-01), Smigelski
patent: 4404579 (1983-09-01), Leuschner
patent: 4412375 (1983-11-01), Matthews
patent: 4468852 (1984-09-01), Cerofolini
patent: 4700454 (1987-10-01), Bearg et al.
patent: 4791464 (1988-12-01), Ipri et al.
patent: 4912062 (1990-03-01), Verma
patent: 4974052 (1990-11-01), Matloubian et al.
patent: 5012312 (1991-04-01), Kawamoto
patent: 5434099 (1995-07-01), Hsue
patent: 5529948 (1996-06-01), Lur et al.
patent: 5599731 (1997-02-01), Park
"An ASIC-Compatible EEPROM Technology", 1992 IEEE Custom Integrated Circuits Conference. Month Unknown.
Choi Jeong-hyuk
Kim Jhang-Rae
Lebentritt Michael S.
Niebling John
Samsung Electronics Co,. Ltd.
LandOfFree
High voltage transistor of semiconductor memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage transistor of semiconductor memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage transistor of semiconductor memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688714