Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-07-12
2005-07-12
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S223000, C438S224000
Reexamination Certificate
active
06916698
ABSTRACT:
High performance (surface channel) CMOS devices with a mid-gap work function metal gate are disclosed wherein an epitaxial layer is used for a threshold voltage Vt adjust/decrease for the PFET area, for large Vt reductions (˜500 mV), as are required by CMOS devices with a mid-gap metal gate. The present invention provides counter doping using an in situ B doped epitaxial layer or a B and C co-doped epitaxial layer, wherein the C co-doping provides an additional degree of freedom to reduce the diffusion of B (also during subsequent activation thermal cycles) to maintain a shallow B profile, which is critical to provide a surface channel CMOS device with a mid-gap metal gate while maintaining good short channel effects. The B diffusion profiles are satisfactorily shallow, sharp and have a high B concentration for devices with mid-gap metal gates, to provide and maintain a thin, highly doped B layer under the gate oxide.
REFERENCES:
patent: 4868135 (1989-09-01), Ogura et al.
patent: 5952701 (1999-09-01), Bulucca et al.
patent: 5960270 (1999-09-01), Misra et al.
patent: 6043139 (2000-03-01), Eaglesham et al.
patent: 6091122 (2000-07-01), Buchanan et al.
patent: 6124189 (2000-09-01), Watanabe et al.
patent: 6140688 (2000-10-01), Gardner et al.
patent: 6143593 (2000-11-01), Augusto
patent: 6180978 (2001-01-01), Chatterjee et al.
patent: 6198157 (2001-03-01), Ishida et al.
patent: 6323985 (2001-11-01), Maloney
patent: 6373111 (2002-04-01), Zheng et al.
patent: 6376293 (2002-04-01), Chapman
patent: 6376318 (2002-04-01), Lee et al.
patent: 6426260 (2002-07-01), Hshieh
patent: 6613626 (2003-09-01), Hsu
patent: 6639288 (2003-10-01), Kunikiyo
patent: 2001/0009292 (2001-07-01), Nishinohara et al.
patent: 0840362 (1998-05-01), None
patent: 11017182 (1999-01-01), None
patent: 2000183329 (2000-06-01), None
Amos Ricky S.
Boyd Diane C.
Chen Huajie
Ieong Meikei
Mocuta Anda C.
Abate Esq. Joseph P.
International Business Machines - Corporation
Lebentritt Michael
Scully Scott Murphy & Presser
LandOfFree
High performance CMOS device structure with mid-gap metal gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance CMOS device structure with mid-gap metal gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance CMOS device structure with mid-gap metal gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3421848