Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-08-20
2003-09-02
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S533000, C438S586000, C438S592000, C257S282000, C257S283000, C257S412000, C257S413000
Reexamination Certificate
active
06613623
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor fabrication and more specifically to semiconductor MOSFET device fabrication.
BACKGROUND OF THE INVENTION
As MOSFET (metal oxide semiconductor field effect transistor) gate length decreases, the unit power gain frequency (f
MAX
) degrades due to the up-scaling of parasitics.
U.S. Pat. No. 5,268,330 to Givens et al. describes a process for improving sheet resistance of an integrated circuit device gate.
U.S. Pat. No. 5,554,544 to Hsu describes a field edge method of manufacturing a T-gate LDD pocket device.
U.S. Pat. No. 5,739,066 to Pan describes a semiconductor processing method of forming a conductive gate or gate line over a substrate.
U.S. Pat. No. 6,063,675 to Rodder describes a method of forming a MOSFET using a disposable gate with a sidewall dielectric.
U.S. Pat. No. 5,943,560 to Chang et al. describes a method of fabricating a thin film transistor using ultrahigh vacuum chemical vapor deposition (UHV/CVD) and chemical mechanical polishing (CMP) systems.
U.S. Pat. No. 5,731,239 to Wong et al. describes a method of fabricating self-aligned silicide narrow gate electrodes for field effect transistors (FET) having low sheet resistance.
SUMMARY OF THE INVENTION
Accordingly, it is an object of one or more embodiments of the present invention to provide an improved method of fabricating high f
MAX
deep submicron MOSFETs.
Other objects will appear hereinafter.
It has now been discovered that the above and other objects of the present invention may be accomplished in the following manner. Specifically, a substrate having a MOSFET formed thereon is provided. The MOSFET having a source and a drain and including a silicide portion over a gate electrode. A first ILD layer is formed over the substrate and the MOSFET. The first ILD layer is planarized to expose the silicide portion over the gate electrode. A metal gate portion is formed over the planarized first ILD layer and over the silicide portion over the gate electrode. The metal gate portion having a width substantially greater than the width of the silicide portion over the gate electrode. A second ILD layer is formed over the metal gate portion and the first ILD layer. A first metal contact is formed through the second ILD layer contacting the metal gate portion, and a second metal contact is formed through the second and first ILD layers contacting the drain completing the formation of the high f
MAX
deep submicron MOSFET. Whereby the width of the metal gate portion reduces R
g
and increases the f
MAX
of the high f
MAX
deep submicron MOSFET.
REFERENCES:
patent: 5268330 (1993-12-01), Givens et al.
patent: 5554544 (1996-09-01), Hsu
patent: 5731239 (1998-03-01), Wong et al.
patent: 5739066 (1998-04-01), Pan
patent: 5818085 (1998-10-01), Hsu et al.
patent: 5915181 (1999-06-01), Tseng
patent: 5943560 (1999-08-01), Chang et al.
patent: 5982001 (1999-11-01), Wu
patent: 6063675 (2000-05-01), Rodder
patent: 6165880 (2000-12-01), Yaung et al.
patent: 6184115 (2001-02-01), Kou et al.
patent: 6204103 (2001-03-01), Bai et al.
patent: 6204105 (2001-03-01), Jung
patent: 6242311 (2001-06-01), Ahn
patent: 6297109 (2001-10-01), Chan et al.
patent: 6376351 (2002-04-01), Tsai
patent: 6445050 (2002-09-01), Chediak et al.
patent: 6518636 (2003-02-01), Segawa et al.
patent: 6521955 (2003-02-01), Ida et al.
patent: 06349771 (1994-12-01), None
Chang Chung-Long
Tsai Chao-Chieh
Wong Shyh-Chyi
Ackerman Stephen B.
Luu Chuong A
Saile George O.
Smith Matthew
Stanton Stephen G.
LandOfFree
High fMAX deep submicron MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High fMAX deep submicron MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High fMAX deep submicron MOSFET will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3054738