Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-01
2006-08-01
Lindsay, Jr., Walter L. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S216000, C438S233000
Reexamination Certificate
active
07084024
ABSTRACT:
Methods related to formation of a gate electrode are disclosed that employ a conductive hard mask as a protective layer during a photoresist removal process. In preferred embodiments, the conductive hard mask includes a metal containing conductor or a metal silicide. The invention prevents process damage on the gate dielectric during wet and/or dry resist strip, and since the conductive hard mask cannot be etched in typical resist strip chemistries, the invention also protects a metal electrode under the hard mask. The steps disclosed allow creation of a multiple work function metal gate electrode, or a mixed metal and polysilicon gate electrode, which do not suffer from the problems of the related art.
REFERENCES:
patent: 5888588 (1999-03-01), Nagabushnam et al.
patent: 6096641 (2000-08-01), Kunikiyo
patent: 6162715 (2000-12-01), Mak et al.
patent: 6204073 (2001-03-01), Nandakumar et al.
patent: 6274484 (2001-08-01), Tsai et al.
patent: 6340629 (2002-01-01), Yeo et al.
patent: 6426301 (2002-07-01), Shields et al.
patent: 6441447 (2002-08-01), Czagas et al.
patent: 6448590 (2002-09-01), Adkisson et al.
patent: 6633497 (2003-10-01), Nickel
patent: 6664153 (2003-12-01), Ang et al.
patent: 6693333 (2004-02-01), Yu
patent: 6902969 (2005-06-01), Adetutu et al.
patent: 2002/0177279 (2002-11-01), Adkisson, et al.
patent: 2002/0196647 (2002-12-01), Nickel
patent: 2003/0104663 (2003-06-01), Visokay et al.
patent: 2003/0109121 (2003-06-01), Rotondaro
patent: 2003/0153139 (2003-08-01), Ang et al.
“A Model of Bonding and Band-forming For Oxides And Nitrides”, by Chang Sun,1998 The American Institute of Physics, Applied Physics Letters, vol. 72, No. 14, Apr. 6, 1998, pp. 1706-1708.
“Theory Of Bonding In Transition-metal Carbides And Nitrides”, by J. Haglung, 1993 The American Physical Society, Physical Review B, vol. 48, No. 16, Oct. 15, 1993 pp. 685-691.
Chau, R., et al., “Gate Dielectric Scaling for High-Performance CMOS: from SiO2 to High-K,” International Workshop on Gate Insulator 2003, Tokyo, Japan, Nov. 2003, pp. 124-126.
“Intel's High-k/Metal Gate Announcement,” www.cse.psu.edu/-cg477/sp04/misc/highK.pdf, Nov. 2003, pp. 1-17.
Park, D.-G, et al., “Thermally Robust Dual-Work Function ALD-MNx MOSFETs Using Conventional CMOS Process Flow,” 2004 Symposium on VLSI Technology, Digest of Technical Papers, pp. 186-187.
Gluschenkov Oleg
Park Dae-Gyu
Hoffman Warnick & D'Alessandro LLC
Jaklitsch Lisa U.
Lindsay Jr. Walter L.
LandOfFree
Gate electrode forming methods using conductive hard mask does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate electrode forming methods using conductive hard mask, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate electrode forming methods using conductive hard mask will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687203