Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-22
2006-08-22
Dang, Trung (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S284000, C257S365000, C257S401000, C257S623000
Reexamination Certificate
active
07094650
ABSTRACT:
In a method of forming a semiconductor device, a self-planarizing conductive layer is formed over a substrate that includes a topography having sharp drop-offs. The self-planarizing conductive layer is characterized by a substantially flatter surface than the underlying topography. As a result of the self-planarizing layer, a masking layer having a more uniform thickness may be formed over the conductive layer. Because the masking layer has a more uniform thickness, the masking layer may easily be patterned without causing damage to the underlying materials. These techniques may be used to fabricate, among other things, a FinFET without parasitic spacers formed around the fins and the source/drain regions.
REFERENCES:
patent: 6413802 (2002-07-01), Hu et al.
patent: 6909147 (2005-06-01), Aller et al.
patent: 2004/0036126 (2004-02-01), Chau et al.
patent: 2004/0222477 (2004-11-01), Aller et al.
patent: 2004/0227178 (2004-11-01), Ding
Koch, N., et al., “Conjugated Organic Molecules on Metal Versus Polymer Electrodes: Demonstration of a Key Energy Level Alignment Mechanism,” Applied Physics Letters, vol. 82, No. 1 (Jan. 6, 2003) pp. 70-72.
Hisamoto, D., et al., “A Folded-Channel MOSFET For Deep-Sub-Tenth Micron Era,” IEDM (1998) pp. 1032-1034.
Choi, Y.-K., et al., “Sub-20nm CMOS FinFET Technologies,” IEEE (2001) 4 pages.
Chau, R., “Si and Non-Si Nanotechnologies and Their Benchmarking,” (Apr. 25, 2005) pp. 1-17.
David, K., “Silicon Nanotechnology at Intel,” Intel Nanotechnology Virtual Open House (Oct. 22, 2004) pp. 1-26.
Chaudhary Nirmal
Huffman Craig
Schulz Thomas
Xiong Weize
Dang Trung
Infineon - Technologies AG
Slater & Matsil L.L.P.
Texas Instruments Incorporated
LandOfFree
Gate electrode for FinFET device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Gate electrode for FinFET device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gate electrode for FinFET device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3673635