Semiconductor device manufacturing: process – Forming schottky junction – Using platinum group metal
Reexamination Certificate
2009-01-05
2010-06-08
Lee, Hsien-ming (Department: 2823)
Semiconductor device manufacturing: process
Forming schottky junction
Using platinum group metal
C438S583000, C438S683000, C257SE29156
Reexamination Certificate
active
07732313
ABSTRACT:
A method for making a transistor20that includes using a transition metal nitride layer200and/or a SOG layer220to protect the source/drain regions60from silicidation during the silicidation of the gate electrode90. The SOG layer210is planarized to expose the transition metal nitride layer200or the gate electrode93before the gate silicidation process. If a transition metal nitride layer200is used, then it is removed from the top of the gate electrode93before the full silicidation of the gate electrode90.
REFERENCES:
patent: 5683939 (1997-11-01), Schrantz et al.
patent: 6001726 (1999-12-01), Nagabushnam et al.
patent: 7183187 (2007-02-01), Lu et al.
patent: 7338888 (2008-03-01), Lu et al.
patent: 7396716 (2008-07-01), Mehrad et al.
patent: 2006/0006476 (2006-01-01), Biery et al.
patent: 2006/0228885 (2006-10-01), Saito
Jiang Ping
Lu Jiong-Ping
Obeng Yaw S.
Tran Joe G.
Brady W. James
Keagy Rose Alyssa
Lee Hsien-ming
Parendo Kevin
Telecky , Jr. Frederick J.
LandOfFree
FUSI integration method using SOG as a sacrificial... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FUSI integration method using SOG as a sacrificial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FUSI integration method using SOG as a sacrificial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4180357