Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-04
2006-04-04
Lamarre, Guy (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07024605
ABSTRACT:
A scan path flip-flop so adapted that the value of the flip-flop will not be changed by set and reset signals at the time of a shift operation is provided. The scan path flip-flop includes a control terminal for receiving a control signal, which controls mode changeover between a scan path test mode and a normal operation mode; a set terminal for receiving a set signal; and a reset terminal for receiving a reset signal. A first OR gate is provided for inhibiting output of a signal at the set terminal and outputting a fixed value when the control signal is indicative of a scan path test. When the control signal is indicative of a scan path test, therefore, the flip-flop will not be set. A second OR gate is provided for inhibiting output of a signal at the reset terminal RESETB and outputting a fixed value when the control signal is indicative of the scan path test. When the control signal indicates the scan path test, therefore, the flip-flop will not be reset.
REFERENCES:
patent: 6393592 (2002-05-01), Peeters et al.
patent: 62-239071 (1987-10-01), None
patent: H04-72583 (1992-03-01), None
patent: H07-35823 (1995-02-01), None
patent: 7-306244 (1995-11-01), None
patent: H11-85562 (1999-03-01), None
patent: 2000-2754 (2000-01-01), None
patent: 2001-196539 (2001-07-01), None
Kanba Kouji
Sera Yoshiaki
Kerveros James C.
Lamarre Guy
NEC Electronics Corporation
LandOfFree
Flip-flop and scan path circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flip-flop and scan path circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-flop and scan path circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3541860