Flip-chip ball grid array package for electromigration testing

Details Flip-chip ball grid array package for electromigration testing Flip-chip ball grid array package for electromigration testing

2002-08-05

2004-03-02

Cuneo, Kamand (Department: 2827)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Flip chip

C257S738000, C438S108000, C174S260000

Reexamination Certificate

active

06700207

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to the design of flip-chip packages used in the manufacture of integrated circuits. More specifically, but without limitation thereto, the present invention relates to testing for electromigration in a flip-chip ball grid array package.
BACKGROUND OF THE INVENTION
An important issue in microelectronic packaging is reliability. Technologies for microelectronic packaging are developed not only to manufacture microelectronic packages at low cost, but also to ensure that the performance of the microelectronic packages will not deteriorate over their service life. A significant cause of such deterioration problem is electromigration in the interconnects of flip-chip ball grid array (FPBGA) packages. Parameters that influence the mean time to failure (MTTF) of an FPBGA package are material properties, temperature, current density and the physical dimensions, which affect the current density. Accordingly, a need exists for an apparatus and/or method for extending the service life of microelectronic packages.
SUMMARY OF THE INVENTION
In one aspect of the present invention, a package for a flip-chip ball grid array includes a die having a plurality of I/O pads formed on a metal layer, a plurality of traces formed on the die electrically connecting adjacent pairs of the I/O pads, a plurality of bumped interconnects formed on the I/O pads, and a substrate having a plurality of bump-to-bump interconnects formed on a top surface of the substrate adjacent to the die wherein the plurality of bump-to-bump interconnects is electrically coupled to the plurality of bumped interconnects so that the plurality of bumped interconnects is connected in series.
In another aspect of the present invention, a method of making a package for a flip-chip ball grid array includes providing a die having a plurality of I/O pads, forming a plurality of traces on the die electrically connecting adjacent pairs of the I/O pads, forming a plurality of bumped interconnects on the I/O pads, and forming a plurality of bump-to-bump interconnects on a top surface of a substrate adjacent to the die wherein the plurality of bump-to-bump interconnects is electrically coupled to the plurality of bumped interconnects so that the plurality of bumped interconnects is connected in series.


REFERENCES:
patent: 3239719 (1966-03-01), Shower
patent: 3517278 (1970-06-01), Hager
patent: 4603345 (1986-07-01), Lee et al.
patent: 4825284 (1989-04-01), Soga et al.
patent: 4893172 (1990-01-01), Matsumoto et al.
patent: 5239448 (1993-08-01), Perkins et al.
patent: 5847936 (1998-12-01), Forehand et al.

Affiliated with

Also associated with

Rating

Flip-chip ball grid array package for electromigration testing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flip-chip ball grid array package for electromigration testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-chip ball grid array package for electromigration testing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3243309