Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-09-02
2001-10-09
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S261000, C438S264000, C438S962000
Reexamination Certificate
active
06300193
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to memory circuits and in particular the present invention relates to floating gate memory cells.
BACKGROUND OF THE INVENTION
Non-volatile memory such as electrically programmable read-only memory (EPROM) and electrically-erasable programmable read-only memory (EEPROM) are extensively used for storing data in computer systems. EPROM and EEPROM comprise a large number of memory cells having electrically isolated gates, referred to as floating gates. Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by program and erase operations, respectively.
Another type of non-volatile memory is flash memory. Flash memory is a derivative of EPROM and EEPROM. Although flash memory shares many characteristics with EPROM and EEPROM, the current generation of flash memory differs in that erase operations are done in blocks.
A typical flash memory comprises a memory array which includes a large number of memory cells arranged in row and column fashion. Each of the memory cells include a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is determined by the presence or absence of the charge in the floating gate.
Flash memories have the potential of replacing hard storage disk drives in computer systems. The advantages would be replacing a complex and delicate mechanical system with a rugged and easily portable small solid-state non-volatile memory system. There is also the possibilities that given their very high potential densities that given more speed of operation particularity in the erase operation that flash memories might be used to replace DRAMs. Flash memories might then have the ability to fill all memory needs in future computer systems.
One flash memory is described in S. Tiwari et al., “Volatile and Non-volatile Memories in Silicon with Nano-Crystal Storage,” Abstr. of IEEE Int. Electron Device Meeting, pp. 521-524 (1995), which uses confined nano-crystal particles in a floating gate memory cell. The individual nano-crystals are not in electrical contact with each other, and therefore cannot share a common charge. As referred to in the art, the memory has a thin gate oxide and uses a tunnel-tunnel process for writing and reading data. A memory designed to use a tunnel-tunnel process typically has a gate oxide thickness of about 15-20 Å which can be degraded over time resulting in a defective memory.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a fast flash memory having a floating gate memory cell in which the floating gate has a reduced electron affinity, can share a common charge, or does not use a tunnel-tunnel process.
SUMMARY OF THE INVENTION
The above mentioned problems with memory devices and other problems are addressed by the present invention and which will be understood by reading and studying the following specification. A memory cell is described which uses a film of nanocrystalline silicon as a floating gate.
In particular, the present invention describes an integrated circuit memory cell comprising a transistor having a source, drain, gate and a floating gate, the floating gate comprising a film of nanocrystalline silicon particles. The nanocrystalline silicon particles are in contact to form a conductive film.
In another embodiment, an integrated circuit field effect transistor is described. The transistor comprises a conductive channel separating source and drain regions, a floating gate comprising a conductive film of nanocrystalline silicon particles. The floating gate is located adjacent the channel and separated therefrom by a first insulating layer. A gate is provided adjacent the floating gate and separated therefrom by a second insulating layer.
In yet another embodiment, a memory device is described which has an array of memory cells. Each of the memory cells comprise a source region, a drain region, a conductive channel separating the source and drain regions, and a floating gate comprising a conductive film of nanocrystalline silicon particles. The floating gate is located adjacent the channel and separated therefrom by a first insulating layer. A gate is also located adjacent the floating gate and separated therefrom by a second insulating layer. The memory further comprises addressing circuitry for addressing the array of memory cells, and control circuitry for controlling read and write operations of the memory device.
REFERENCES:
patent: 4688078 (1987-08-01), Hseih
patent: 5021999 (1991-06-01), Kohda et al.
patent: 5027171 (1991-01-01), Reedy et al.
patent: 5111430 (1992-05-01), Morie
patent: 5253196 (1993-10-01), Shimabukuro
patent: 5293560 (1994-03-01), Harari
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5388069 (1995-02-01), Kokubo
patent: 5424993 (1995-06-01), Lee et al.
patent: 5430670 (1995-04-01), Rosenthal
patent: 5434815 (1995-07-01), Smarandoiu et al.
patent: 5438544 (1995-08-01), Makino
patent: 5467306 (1995-11-01), Kaya et al.
patent: 5477485 (1995-12-01), Bergemont et al.
patent: 5485422 (1996-01-01), Bauer et al.
patent: 5493140 (1996-02-01), Iguchi
patent: 5508543 (1996-04-01), Hartstein et al.
patent: 5627781 (1997-05-01), Hayashi et al.
patent: 5670790 (1997-09-01), Katoh et al.
patent: 5714766 (1998-02-01), Chen et al.
patent: 5726070 (1998-03-01), Hong et al.
patent: 5754477 (1998-05-01), Forbes
patent: 5801401 (1998-09-01), Forbes
patent: 5852306 (1998-12-01), Forbes
patent: 5937295 (1999-08-01), Chen et al.
DiMaria et al “Enhanced conduction and minimized charge trapping in electrically alterable read-only memories using off-stoichiometric silicon dioxide films,” J. Appl. Phys 55 (8), pp. 3000-3019 Apr. 15, 1984.*
Alivisatos, “Semiconductor clusters, nanocrystals and quantum dots,” Science vol. 271, ppg 933, Feb. 16, 1996.*
Shen et al, “Novel self-convergent programming scheme for multi-level p-channel flash memory,” IEDM IEEE, p. 287, 1997.*
Dori et al, “Optimized silicon rich oxide (SRO) deposition process for 5-V-Only flash EEPROM applications,” IEEE Elect. Dev. Let. vol. 14, No. 6 ppg. 283, 1993.*
Pan et al, “A scaling methodology for oxide-nitride-oxide interpoly dielectric for EPROM applications,” IEEE Trans. Elect. Dev. vol. 37, No. 6 ppg 1439, 1990.*
Mori et al, “Polyoxide thinning limitation and superior ONO Interpoly dielectric for nonvolitile memory devices,” IEEE Trans. Elec. Dev. vol. 38, No. 2, ppg 270, 1991.*
Shen et al, “Ultra fast write speed, long refresh time, low power F-N operated volitile memory cell with stacked nanocrystalline Si film,” IEEE IEDM ppg 515, Dec. 8, 1996.*
White et al “Ion beam syntheisi of nanocrystals and quantum dots in optical materials,” Proceedings of the 11th international conference on ion implantation technology, ppg 824, Jun. 16, 1996.*
DiMaria et al, Enhanced conduction and minimized charge trapping in electrically alterable read-only memories using off-stoichiometric silicon dioxide films, J. Appl. Phys. 55 (8) pp. 3000-3019, Apr. 15, 1984.*
Tiwari, S., et al., “A silicon nanocrystal based memory”,Appl. Physics Lett.,68, 1377-1379, (1996).
Tiwari, S., et al., “Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage”,Int'l Electron Devices Meeting: Technical Digest, Washington, DC, 521-524, (Dec. 1995).
Tsu, R., et al., “Tunneling in Nanoscale Silicon Particles Embedded in an SiO/sub/2 Matrix”,Abstract, IEEE Device Research Conference, 178-179, (1996).
Alok, D., et al., “Electrical Properties of Thermal Oxide Grown on N-type 6H-Silicon Carbide”,Applied Physcis Letters, 64, 2845-2846, (May 23, 1994).
Baldwin, G. L., et al., “The Electronic Conduction Mechanism of
Micro)n Technology, Inc.
Niebling John F.
Pompey Ron
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Flash memory with nanocrystalline silicon film floating gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory with nanocrystalline silicon film floating gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory with nanocrystalline silicon film floating gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2575501