Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2006-08-22
2006-08-22
Elms, Richard (Department: 2824)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S238500, C365S189020, C711S167000, C711S118000
Reexamination Certificate
active
07095658
ABSTRACT:
Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.
REFERENCES:
patent: 5809038 (1998-09-01), Martin
patent: 5959921 (1999-09-01), Manning et al.
patent: 6009501 (1999-12-01), Manning
patent: 6111815 (2000-08-01), Takeda
patent: 6295618 (2001-09-01), Keeth
patent: 6356474 (2002-03-01), Bissey et al.
patent: 6738279 (2004-05-01), Kablanian
patent: 2001/0046178 (2001-11-01), Suzuki
Elms Richard
King Douglas
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
LandOfFree
Flash memory data bus for synchronous burst read page does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory data bus for synchronous burst read page, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory data bus for synchronous burst read page will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3715259