Fin-JFET

Details Fin-JFET Fin-JFET

2011-04-19

2011-04-19

Sandvik, Benjamin P (Department: 2826)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having junction gate

C257SE21421

Reexamination Certificate

active

07927938

ABSTRACT:
Methods, devices, and systems integrating Fin-JFETs and Fin-MOSFETs are provided. One method embodiment includes forming at least on Fin-MOSFET on a substrate and forming at least on Fin-JFET on the substrate.

REFERENCES:
patent: 4903944 (1990-02-01), Inoue
patent: 5995408 (1999-11-01), Kinney
patent: 6033957 (2000-03-01), Burns, Jr. et al.
patent: 6040210 (2000-03-01), Burns, Jr. et al.
patent: 6136689 (2000-10-01), Farrar
patent: 6163052 (2000-12-01), Liu et al.
patent: 6252284 (2001-06-01), Muller et al.
patent: 6380629 (2002-04-01), Kim
patent: 6432829 (2002-08-01), Muller et al.
patent: 6657252 (2003-12-01), Fried et al.
patent: 6689650 (2004-02-01), Gambino et al.
patent: 6696746 (2004-02-01), Farrar et al.
patent: 6717167 (2004-04-01), Noda
patent: 6744082 (2004-06-01), Forbes et al.
patent: 6744477 (2004-06-01), Meersseman
patent: 6798009 (2004-09-01), Forbes et al.
patent: 6844253 (2005-01-01), Farrar
patent: 6878396 (2005-04-01), Farrar et al.
patent: 6958287 (2005-10-01), Farrar et al.
patent: 6987289 (2006-01-01), Nowak
patent: 6998711 (2006-02-01), Farrar
patent: 7015525 (2006-03-01), Forbes et al.
patent: 7015559 (2006-03-01), Murphy et al.
patent: 7028879 (2006-04-01), Farrar et al.
patent: 7157787 (2007-01-01), Kim et al.
patent: 7163851 (2007-01-01), Abadeer et al.
patent: 7211864 (2007-05-01), Seliskar
patent: 2003/0092244 (2003-05-01), Oi et al.
patent: 2003/0139029 (2003-07-01), Haba et al.
patent: 2005/0009236 (2005-01-01), Ball
patent: 2005/0239254 (2005-10-01), Chi et al.
patent: 2006/0108675 (2006-05-01), Colgan et al.
patent: 2006/0110906 (2006-05-01), Han
patent: 2006/0113680 (2006-06-01), DiStefano
patent: 2006/0121645 (2006-06-01), Ball
patent: 2006/0134829 (2006-06-01), Rosa et al.
patent: 2006/0139643 (2006-06-01), Chen
patent: 2006/0172507 (2006-08-01), Best et al.
patent: 2006/0175667 (2006-08-01), Tsuchiaki
patent: 2006/0197129 (2006-09-01), Wohlmuth
patent: 2007/0040221 (2007-02-01), Gossner et al.
patent: 2007/0048994 (2007-03-01), Tuttle
patent: 2007/0080387 (2007-04-01), Liu et al.
patent: 2007/0080409 (2007-04-01), Seliskar
patent: 2007/0080440 (2007-04-01), Cheng et al.
patent: 2007/0080448 (2007-04-01), DeMulder et al.
patent: 2007/0111419 (2007-05-01), Doyle et al.
patent: 2007/0152313 (2007-07-01), Periaman et al.
patent: 2007/0170360 (2007-07-01), Gooch et al.
patent: WO 02/56472 (2002-01-01), None
patent: WO 2006/038030 (2006-04-01), None
patent: WO 2007/069376 (2007-06-01), None
International Search Report and Written Opinion for related PCT Application Serial No. PCT/US2008/012176, mailed Jun. 23, 2009. (10pgs.).
Choi, Y-K, et al. “FinFET Process Refinements for Improved Mobility and Gate Work Function Engineering,” IEDM Digest, pp. 259-262. (2002).
Choi Y-K, et al. “Nanoscale CMOS Spacer FinFET for the Terabit Era,” Electron Device Letters, vol. 23, No. 1, pp. 25-27. (2002).
Choi Y-K, et al. “Sub-20nm CMOS FinFET Technologies,” IEDM Digest, pp. 421-424. (2001).
Fried, David M., et al. “Improved independent Gate N-Type FinFET Fabrication and Characterization,” Electron Dev. Lett., vol. 24, No. 9, pp. 592-594. (2003).
Ha, Daewon, et al. “Molybdenum-Gate HfO2 CMOS FinFET Technology,” IEDM Digest, pp. 643-646. (2004).
Hergenrother, J.M., et al. “The Vertical Replacement-Gate (VRG) MOSFET: A 50-nm Vertical MOSFET with Ligthography-Independent Gate Length,” IEDM Digest, pp. 75-78. (1999).
Hieda, K., et al. “New effects of trench isolated transistor using side-wall gates,” IEDM Digest, pp. 736-740. (1987).
Hisamoto D., et al. “A fully developed lean-channel Transistor (DELTA)—A novel vertical ultra-thin SOI MOSFET,” IEDM Digest, pp. 833-836. (1989).
Hisamoto D., et al. “A Folded-channel MOSFET for Deep-sub-tenth Micron Era,” IEDM Digest, pp. 1032-1034. (1998).
Hisamoto D., et al. “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm,” Trans. Electron. Dev., vol. 47, No. 12, pp. 2320-2325. (2000).
Huang, X., et al. Sub-50 nm P-Channel FinFET, Trans. Electron Dev., vol. 48, No. 5, pp. 880-886. (2001).
Kedzierski, Jakub, et al. “Metal-gate FinFET and fully depleted SOI devices using total gate silicidation,” IEDM Technical Digest, pp. 247-250. (2002).
Kedzierski, Jakub, et al. “Extension and Source/Drain Design for High-Performance FinFET Devices,” Trans. Electron Dev., vol. 50, No. 4, pp. 952-958. (2003).
Kim, Seung-Hwan, et al. “Bulk Inversion in FinFETs and Implied Insights on Effective Gate Width,” Trans. Electron Dev., vol. 52, No. 9, pp. 1993-1997. (2005).
Lee, C.H., et al. “Novel body Tied FinFet Cell Array Transistor DRAM with Negative Word Line Operation . . . ,” 2004 Symposium on VLSI Technical Digest, pp. 130-131. (2004).
Lim, Y. F., et al. “Random Telegraph Signal Noise in Gate-All-Around Si-FinFET with Ultranarrow Body,” Electron Dev. Lett., vol. 27, No. 9, pp. 765-768. (2006).
Lin, Horng-Chin, et al. “High-Performance P-Channel Schottky-Barrier SOI FinFET . . . ,” Electron Dev. Lett., vol. 24, No. 3, pp. 102-104. (2003).
Lindert, Nick, et al. “Sub-60nm Quasi-Planar FinFETs Fabricated Using a Simplified Process,” Electron Dev. Lett., vol. 22, No. 10, pp. 487-489. (2001).
Liu, Y. X., et al. “Flexible Threshold Voltage FinFETs with Independent Double Gates and an Ideal Rectangle Cross-Section . . . ,” IEDM Tech. Digest, pp. 986-988. (2003).
Raskin, Jean-Pierre, et al. “Analog/RF Performance of Multiple Gate SOI Devices: Wideband Simulations . . . ,” Trans. Electron Dev., vol. 53, No. 5, pp. 1088-1095. (2006).
Takato, H., et al. “High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs,” IEDM Tech. Digest, pp. 222-225. (1988).
Tan, Kian-Ming, et al. “Drive-Current Enhancement in FinFETs Using Gate-Induced Stress,” Electron Dev. Lett., vol. 27, No. 9, pp. 769-771. (2006).
Tsui, Byung-Yue, et al. “Process and Characteristics of Modified Schottky Barrier (MSB) p-Channel FinFETs,” Trans. Electron Dev.,vol. 52, No. 11, pp. 2455-2462. (2005).
Wu, Xusheng, et al. “A Three-Dimensional Stacked Fin-CMOS Technology for High-Density ULSI Circuits,” Trans. Electron Dev., vol. 52, No. 9, pp. 1998-2003. (2005).
Xuan, Peiqi, et al. “FinFET SONOS Flash Memory for Embedded Applications,” IEDM Tech. Digest, pp. 609-612. (2003).
Yang, Fu-Liang, et al. “25 nm CMOS Omega FETs,” IEDM Tech. Digest, pp. 255-258. (2002).
Yu, Bin, et al. “FinFET Scaling to 10 nm Gate Length,” IEDM Tech. Digest, pp. 251-254. (2002).
Zhang, Weimin, et al. “The ITFET: A Novel FinFET-based Hybrid Device,” Trans. Electron Dev., vol. 53, No. 9, pp. 2335-2343. (2006).

Affiliated with

Also associated with

Rating

Fin-JFET does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fin-JFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fin-JFET will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2700110