Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-06
2006-06-06
Picardat, Kevin M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S649000, C438S651000, C438S655000, C438S682000, C257S412000, C257S754000
Reexamination Certificate
active
07056794
ABSTRACT:
A method is provided for fabricating a single-metal or dual metal replacement gate structure for a semiconductor device; the structure includes a silicide contact to the gate region. A dummy gate structure and sacrificial gate dielectric are removed to expose a portion of the substrate; a gate dielectric is formed thereon. A metal layer is formed overlying the gate dielectric and the dielectric material. This metal layer may conveniently be a blanket metal layer covering a device wafer. A silicon layer is then formed overlying the metal layer; this layer may also be a blanket wafer. A planarization or etchback process is then performed, so that the top surface of the dielectric material is exposed while other portions of the metal layer and the silicon layer remain in the gate region and have surfaces coplanar with the top surface of the dielectric material. A silicide contact is then formed which is in contact with the metal layer in the gate region.
REFERENCES:
patent: 4745079 (1988-05-01), Pfiester
patent: 5619057 (1997-04-01), Komatsu
patent: 5960270 (1999-09-01), Misra et al.
patent: 6171910 (2001-01-01), Hobbs et al.
patent: 6251778 (2001-06-01), Fang et al.
patent: 6319807 (2001-11-01), Yeh et al.
patent: 6355531 (2002-03-01), Mandelman et al.
patent: 6373111 (2002-04-01), Zheng et al.
patent: 6376888 (2002-04-01), Tsunashima et al.
patent: 6392280 (2002-05-01), Besser et al.
patent: 6501131 (2002-12-01), Divakaruni et al.
patent: 6534390 (2003-03-01), Chong et al.
patent: 2002/0086504 (2002-07-01), Park et al.
patent: 2002/0123189 (2002-09-01), Cha et al.
patent: 2002/0179975 (2002-12-01), Wakabayashi et al.
patent: 2003/0011037 (2003-01-01), Chau et al.
patent: 2003/0075766 (2003-04-01), Lin et al.
patent: 2003/0119292 (2003-06-01), Lee et al.
Ku Victor
Steegen An
Wann Hsing-Jen C.
Blecker Ira D.
International Business Machines - Corporation
Picardat Kevin M.
LandOfFree
FET gate structure with metal gate electrode and silicide... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FET gate structure with metal gate electrode and silicide..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FET gate structure with metal gate electrode and silicide... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3624911