Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-08-24
2009-02-10
Garber, Charles D. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S149000, C438S164000, C257SE21094, C257SE21421
Reexamination Certificate
active
07488654
ABSTRACT:
Disclosed are methods for forming FinFETs using a first hard mask pattern to define active regions and a second hard mask to protect portions of the insulating regions between active regions. The resulting field insulating structure has three distinct regions distinguished by the vertical offset from a reference plane defined by the surface of the active regions. These three regions will include a lower surface found in the recessed openings resulting from the damascene etch, an intermediate surface and an upper surface on the remaining portions of the lateral field insulating regions. The general correspondence between the reference plane and the intermediate surface will tend to suppress or eliminate residual gate electrode materials from this region during formation of the gate electrodes, thereby improving the electrical isolation between adjacent active regions and improving the performance of the resulting semiconductor devices.
REFERENCES:
patent: 6664582 (2003-12-01), Fried
patent: 6876042 (2005-04-01), Yu
patent: 7015106 (2006-03-01), Yoon et al.
patent: 7288823 (2007-10-01), Young et al.
patent: 2005/0041321 (2005-02-01), Settje
patent: 2005/0064067 (2005-03-01), Schmitt
patent: 2005/0095794 (2005-05-01), Park
patent: 2005/0153490 (2005-07-01), Yoon et al.
patent: 2005/0167754 (2005-08-01), Kang et al.
patent: 2005/0170593 (2005-08-01), Kang et al.
patent: 2005/0239252 (2005-10-01), Ahn et al.
patent: 10-2005-0060176 (2005-06-01), None
Chung Tae-Young
Kim Yong-Sung
Garber Charles D.
Harness Dickey & Pierce
Isaac Stanetta D
Samsung Electronics Co,. Ltd.
LandOfFree
Fabrication of local damascene finFETs using contact type... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of local damascene finFETs using contact type..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of local damascene finFETs using contact type... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4102692