Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-08-21
2007-08-21
Smith, Matthew (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S686000, C257SE21170
Reexamination Certificate
active
10020314
ABSTRACT:
A ruthenium electrode with a low amount of oxygen contamination and high thermal stability is formed by a chemical vapor deposition method. In the chemical vapor deposition method using an organoruthenium compound as a precursor, the introduction of an oxidation gas is limited to when the precursor is supplying, and the reaction is allowed to occur at a low oxygen partial pressure. Consequently, it is possible to form a ruthenium film with a low amount of oxygen contamination. Further, after formation of the ruthenium film, annealing at not less than the formation temperature is performed, thereby forming a ruthenium film with high thermal stability.
REFERENCES:
patent: 5352623 (1994-10-01), Kamiyama
patent: 6281125 (2001-08-01), Vaartstra et al.
patent: 6287934 (2001-09-01), Ochiai
patent: 6297122 (2001-10-01), Eguchi et al.
patent: 6316064 (2001-11-01), Onozawa et al.
patent: 6440495 (2002-08-01), Wade et al.
patent: 6461909 (2002-10-01), Marsh et al.
patent: 6544834 (2003-04-01), Sugawara et al.
patent: 6617248 (2003-09-01), Yang
patent: 6743739 (2004-06-01), Shimamoto et al.
patent: 6992022 (2006-01-01), Shimamoto et al.
patent: 2001/0006838 (2001-07-01), Won et al.
patent: 2001/0031527 (2001-10-01), Park
patent: 2002/0058414 (2002-05-01), Derderian et al.
patent: 2003/0215994 (2003-11-01), Choi et al.
patent: 6-244364 (1993-02-01), None
Masahiko Hiratani, Toshihide Nabatame, Yuichi Matsui,, Yasuhiro Shimamoto, Yoshitaka Sasago, Yoshitaka Nakamura, Yuzuru Ohji, Isamu Asano and Shinichiro Kimura, “A Conformal Ruthenium electrode for MIM Capacitors in Gbit DRAMs Using the CVD Technology Based on Oxygen-Controlled Surface Reaction”, 2000 Symposium on VLSI Technology Digest of Technical Papers, pp. 102-103.
Ando Toshio
Hiratani Masahiko
Iijima Shinpei
Matsui Yuichi
Nabatame Toshihide
A. Marquez, Esq. Juan Carlos
Fisher Esq. Stanley P.
Nguyen Khiem D
Reed Smith LLP
Renesas Techonology Corp.
LandOfFree
Fabricating method of semiconductor integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabricating method of semiconductor integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabricating method of semiconductor integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3895651