Extended segmented precharge architecture

Details Extended segmented precharge architecture Extended segmented precharge architecture

1995-04-27

1997-01-07

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Precharge

365202, 3652335, 36523008, 3652385, 36523003, G11C 700

Patent

active

055924263

ABSTRACT:
An extended segmented precharge architecture for static random access memories includes a logic circuitry on an SRAM chip to keep track as to whether a given bit line has been read out. As long as a given bit line has not been read out, precharge of the equalization lines is eliminated thereby increasing access cycle time and reducing power dissipation. The architecture can be applied to any size SRAM of any organization.

REFERENCES:
patent: 4520465 (1985-05-01), Sood
patent: 4658381 (1987-04-01), Reed et al.
patent: 4661931 (1987-04-01), Flannagan et al.
patent: 4932001 (1990-06-01), Chow et al.
patent: 4969125 (1990-11-01), Ciraula et al.
patent: 4972373 (1990-11-01), Kim et al.

Affiliated with

Also associated with

Rating

Extended segmented precharge architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Extended segmented precharge architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Extended segmented precharge architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1770431