Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
Inventor
active
Chip select speedup circuit for a memory
CMOS off chip driver for fault tolerant cold sparing
Enhanced single event upset immune latch circuit
Extended segmented precharge architecture
Glitch-proof powered-down on chip receiver with non-overlapping
No associations
LandOfFree
Derwin L. Jallice does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Derwin L. Jallice, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Derwin L. Jallice will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-271626