Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-08-24
2010-11-02
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C710S071000
Reexamination Certificate
active
07827452
ABSTRACT:
In accordance with one embodiment of the invention, a method and apparatus are provided for obtaining test data from multiples devices under test. This could be accomplished in accordance with one embodiment by outputting from a testing device a test signal for input in parallel to at least two devices under test; inputting in parallel to the testing device at least two response signals, each response signal produced by one of the at least two devices under test; storing the response signals received in parallel in a storage device; and serially outputting the response signals from the storage device.
REFERENCES:
patent: 5471481 (1995-11-01), Okumoto et al.
patent: 6065144 (2000-05-01), Knoch
patent: 6275023 (2001-08-01), Oosaki et al.
patent: 6275962 (2001-08-01), Fuller et al.
patent: 6349397 (2002-02-01), Koga et al.
patent: 6392427 (2002-05-01), Yang
patent: 6483338 (2002-11-01), Weng et al.
patent: 6499121 (2002-12-01), Roy et al.
patent: 6577979 (2003-06-01), Okitaka
patent: 7091598 (2006-08-01), Fujita et al.
patent: 7395476 (2008-07-01), Cowell et al.
patent: 7421632 (2008-09-01), Jordan et al.
patent: 2004/0044936 (2004-03-01), Rearick et al.
patent: 2006/0170453 (2006-08-01), Zerbe et al.
patent: 2006/0290361 (2006-12-01), Ellis et al.
patent: 2007/0216432 (2007-09-01), Kister
patent: 2007/0266288 (2007-11-01), Volkerink et al.
patent: 2007/0283197 (2007-12-01), Jordan et al.
patent: 2008/0031166 (2008-02-01), Fukuda
International Search Report and Written Opinion mailed on Oct. 22, 2008 for International Application No. PCT/US2008/073740.
Holland & Hart LLP
Ton David
Verigy (Singapore Pte. Ltd.
LandOfFree
Error catch RAM support using fan-out/fan-in matrix does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error catch RAM support using fan-out/fan-in matrix, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error catch RAM support using fan-out/fan-in matrix will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4212263