Embedded stressor structure and process

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S197000, C438S222000, C438S226000, C257SE21431

Reexamination Certificate

active

07939413

ABSTRACT:
An example embodiments are structures and methods for forming an FET with embedded stressor S/D regions (e.g., SiGe), a doped layer below the embedded S/D region adjacent to the isolation regions, and a stressor liner over reduced spacers of the FET gate. An example method comprising the following. We provide a gate structure over a first region in a substrate. The gate structure is comprised of gate dielectric, a gate, and sidewall spacers. We provide isolation regions in the first region spaced from the gate structure; and a channel region in the substrate under the gate structure. We form S/D recesses in the first region in the substrate adjacent to the sidewall spacers. We form S/D stressor regions filling the S/D recesses. The S/D stressor regions can be thicker adjacent to the gate structure than adjacent to the isolation regions; We implant dopant ions into the S/D stressor regions and into the substrate below the S/D stressor regions adjacent to the isolation regions to form upper stressor doped regions.

REFERENCES:
patent: 6531347 (2003-03-01), Huster
patent: 6861318 (2005-03-01), Murthy
patent: 6902971 (2005-06-01), Grudowski
patent: 7190036 (2007-03-01), Ko et al.
patent: 2004/0142545 (2004-07-01), Ngo
patent: 2005/0079692 (2005-04-01), Samoilov
patent: 2005/0104057 (2005-05-01), Shaheed
patent: 2005/0112817 (2005-05-01), Cheng et al.
patent: 2005/0136606 (2005-06-01), Rulke
patent: 2005/0253200 (2005-11-01), Murthy et al.
patent: 2005-317767 (2005-11-01), None
patent: 1020060076150 (2006-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Embedded stressor structure and process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Embedded stressor structure and process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded stressor structure and process will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2686743

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.