Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-07-10
2002-12-17
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S031000, C438S061000, C438S063000, C438S202000, C438S205000, C438S234000, C438S580000
Reexamination Certificate
active
06495423
ABSTRACT:
TECHNICAL FIELD
This invention relates to an electronic power monolithically integrated on a semiconductor substrate and having edge protection structure limited planar size.
The invention specifically relates to a monolithic semiconductor device wherein P/N junctions are capable of sustaining high operating voltages, a base-collector junction of an NPN bipolar transistor being exemplary of these.
The invention further relates to a method of manufacturing the protection structure of limited planar size.
The invention relates, particularly but not exclusively, to a structure of limited planar size which functions as an edge structure for a VIPOWER type of power device, and the description to follow will make reference to this field of application for convenience of illustration only.
BACKGROUND OF THE INVENTION
As is known, in semiconductor electronic devices, most of the P/N junctions fabricated with planar technology comprise basically a first semiconductor region having a first type of conductivity and being diffused into a second semiconductor region with the opposite type of conductivity from the first. An insulating layer of silicon oxide is laid over both regions, and metal contacts are then formed to establish an electric connection to the two semiconductor regions.
A depleted region is associated with the P/N junction. This depleted region can be regarded as formed of two regions: a first region along a planar region of the junction, and the second region at the edges of the planar region.
In the planar region, the equipotential lines lie parallel to the junction, the peak electric field is centered at the junction, and the field breakdown occurs upon the field reaching its critical value. Referring to
FIG. 1
, the equipotential lines curve and are more crowded together at the junction edges than in the planar region, due to the junction depth being finite. Consequently, the electric field at the edge region is increased; stronger electric fields being associated with smaller radii of curvature.
The breakdown voltage of a finite P/N junction is usually lower than that associated with the corresponding planar junction because of the electric field being much stronger at the edge region. The breakdown voltage ratio between the edge and the planar portion is, therefore, smaller than unity. Thus, an ability to define and implement technical solutions which can limit the drop in the critical electric field at the edge regions of the structure acquires special importance.
A first prior approach to filling this demand provided for the use of metal field plates located proximate to the structure edge. The field plates are not in direct contact with the silicon surface, but rest on the previously deposited, or grown, layer of silicon oxide.
Referring to
FIG. 2
, a major feature of metal layers immersed in an electric field is that they are set at a single potential throughout their spread. Accordingly, the metal field plates, if suitably dimensioned, will force the depleted region to span a large area, thus preventing crowding of the equipotential lines.
While being in several ways advantageous, this first of the prior approaches has certain drawbacks. For devices which are to endure high operating voltages, the surface electric field still remains high, and even if below the critical value, may be sensitive to the amount of surface charge brought about by the presence of moving charges or fixed charges at the oxide/silicon interface, introduced during the process steps for manufacturing the power devices.
A second prior approach, disclosed in GB-A-216597, proposes high-resistivity rings placed in electric contact with the main junction to be protected. Referring to
FIG. 3
, this approach, by forcing the depleted region to span broader regions, also results in thinned equipotential lines and, hence, a weaker surface electric field.
Although achieving its objective, not even this prior approach is devoid of shortcomings. The presence of high-resistivity rings gives rise to peaks in the electric field near the interface between any two rings and at the edge of the outermost ring. Furthermore, the ring structure increases the space requirements of the device. In fact, a reduction in the surface electric field is made dependent on the number and the width of the high-resistivity rings. Accordingly, devices operated in a high voltage range require edge structures of large planar size.
SUMMARY OF THE INVENTION
An embodiment of the invention provides a device for high-voltage operation with protection structures effective to combine proper performance of the device through its operational range with reduced planar size, thereby overcoming the drawbacks of devices according to the prior art.
The device is an electronic power device with a protective structure of limited planar size by using trench structures of substantial thickness formed within the silicon substrate and completely filled with dielectric material. The presence of a trench in direct contact with the P/N junction is effective, in a reverse bias situation, to cause the equipotential lines to crowd together within the trench-filling dielectric material.
Since the critical (breakdown) electric field for the dielectric material, e.g., silicon oxide, is approximately 600V/&mgr;m, whereas the critical electric field for silicon is approximately 20V/&mgr;m, the oxide-filled trench structure can be made much smaller than edge structures according to the prior art.
As an example, a conventional edge structure for a power device which is to sustain a reverse bias voltage of 700V would account for approximately 40% of the device total area, whereas an edge structure according to this invention would be a planar size equal to about 10-15% of the device total area.
REFERENCES:
patent: 3878551 (1975-04-01), Callahan, Jr.
patent: 4965215 (1990-10-01), Zambrano et al.
patent: 5308786 (1994-05-01), Lur et al.
patent: 5374583 (1994-12-01), Lur et al.
patent: 5408124 (1995-04-01), Palara
patent: 5650354 (1997-07-01), Himi et al.
patent: 5877050 (1999-03-01), Gardner et al.
patent: 6033947 (2000-03-01), Cacciola et al.
patent: 6040208 (2000-03-01), Honeycutt et al.
patent: 0509183 (1992-10-01), None
patent: 0735580 (1996-10-01), None
patent: 58161342 (1983-09-01), None
patent: 59112633 (1984-06-01), None
patent: 61-110446 (1986-05-01), None
patent: 2-68949 (1990-03-01), None
Elms Richard
Iannucci Robert
Jorgenson Lisa K.
Luu Pho M.
Seed IP Law Group PLLC
LandOfFree
Electronic power device monolithically integrated on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic power device monolithically integrated on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic power device monolithically integrated on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2918974