Semiconductor device manufacturing: process – With measuring or testing – Electrical characteristic sensed
Reexamination Certificate
1999-07-16
2003-07-15
Lee, Eddie (Department: 2815)
Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
C438S011000, C438S014000, C438S017000
Reexamination Certificate
active
06593157
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to the fabrication of integrated circuit devices, and more particularly, to a method of early detection of plasma/charging damage in the fabrication of integrated circuit devices.
(2) Description of the Prior Art
The manufacture of large scale integrated circuits involves hundreds of processing steps. Most of these processing steps involve depositing layers of material, patterning them by photolithographic techniques, and etching away the unwanted portions. Plasma etching processes are often used because they are dry processes and they provide the cleanliness and degree of control required in integrated circuit manufacture.
The most important semiconductor device in current technology is the metal-oxide-silicon field effect transistor (MOSFET). This device consists of two shallow regions of one type semiconductor—the source and drain—separated by a region of another type—the channel region. A gate electrode overlies the channel region and is separated from it by a thin gate oxide layer. This thin gate oxide layer is one of the most critical components of the MOSFET. Typically, the gate oxide layer is thermally grown silicon oxide having a thickness on the order of 70-150 Angstroms in the current 0.25 micron design rule. An insulating film this thin is highly susceptible to damage such as from ion and electron bombardment from plasmas during backend processing. Plasma-induced degradation of gate oxide reliability is a key issue in achieving high performance MOSFET's.
The multiple exposures of gate oxides to steps involving plasmas has led to the emergence of several test structures designed to amplify the charging exposure and thereby allow proper and timely assessment of damage caused by the plasma processing steps. Plasma damage test structures are discussed in
Silicon Processing for the VLSI Era
, Vol. 3, by S. Wolf, Lattice Press, Sunset Beach, Calif. (1995) pp. 507-9. The conventional test structures fall into one of two categories: 1) antenna structures which have large areas of conductor exposed to plasma as compared to area of gate oxide, and 2) large area capacitors which are formed over the gate oxide. In addition, both types of structures may be either edge-intensive or area-intensive. However, it is difficult for these structures to catch plasma-induced damage in a timely manner if the damage is very slight.
A number of patents have addressed the plasma-induced damage issue. U.S. Pat. No. 5,650,651 to Bui discloses a plasma damage reduction device. U.S. Pat. No. 5,781,445 describes a plasma damage test structure consisting of a MOSFET surrounded by a conductive shield grounded to the substrate. U.S. Pat. No. 5,596,207 to Krishnan et al discloses a modified MOS structure having conductive sidewalls over a gate used to test for plasma damage. U.S. Pat. No. 5,638,006 to Nariani et al teaches the use of a testing structure that can differentiate weak oxide from charge-damaged oxide using an antenna structure.
SUMMARY OF THE INVENTION
Accordingly, it is a primary object of the invention to provide a reliable and very manufacturable method for detecting plasma damage to a gate oxide layer in the fabrication of integrated circuit devices.
A further object of the invention is to provide a process for early and effective detection of plasma damage to a gate oxide layer.
Another object is to provide a process for early and effective detection of plasma damage to a gate oxide layer by a special design of the active region.
Yet another object is to provide a testing structure for early and effective detection of plasma damage to a gate oxide layer having a special design of the active region.
In accordance with the objects of the invention, a method of early and effective detection of plasma damage to a gate oxide layer by a special design of the active region is achieved. A plasma-damage testing structure is fabricated by providing a gate electrode overlying an active area of a semiconductor substrate wherein a gate oxide layer underlies the gate electrode. A portion of the active area underlying the gate electrode has sharp corners. The plasma-damage testing structure is exposed to a plasma environment. Electrical tests are performed to detect plasma damage to the plasma-damage testing structure. This model provides an accurate evaluation of slight plasma damage to actual MOSFET's.
REFERENCES:
patent: 5596207 (1997-01-01), Krishnan et al.
patent: 5638006 (1997-06-01), Nariani et al.
patent: 5650651 (1997-07-01), Bui
patent: 5781445 (1998-07-01), Shiue et al.
patent: 5886363 (1999-03-01), Hamada et al.
patent: 6005266 (1999-12-01), Forrest et al.
patent: 6150669 (2000-11-01), Nandakumar et al.
patent: 6175140 (2001-01-01), Kajiyama
Wolf, “Silicon Processing for the VLSI Era”, vol. 3: The Sub-micron MOSFET, Lattice Press, Sunset Beach, CA, (1995), pp. 507-509.
Chen Bor-Cheng
Tai Yu-Feng
Ackerman Stephen B.
Lee Eddie
Pike Rosemary L. S.
Richards N. Drew
Saile George O.
LandOfFree
Early response to plasma/charging damage by special pattern... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Early response to plasma/charging damage by special pattern..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Early response to plasma/charging damage by special pattern... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3012237