Static information storage and retrieval – Read/write circuit – Precharge
Patent
1982-03-16
1985-03-05
Richardson, Robert L.
Static information storage and retrieval
Read/write circuit
Precharge
365204, 365189, G11C 700, G11C 1140
Patent
active
045035229
ABSTRACT:
A dynamic type semiconductor memory using MOS transistors, in which first and second booster circuits utilizing capacitances, respectively, are provided at each of stages preceding and succeeding to a word driver, respectively. Data lines of the memory are each provided with a voltage compensating circuit for increasing a voltage for charging a memory cell to a level higher than a source voltage for being rewritten in the memory cell. A first boosting circuit is operated after a word line driving pulse signal is produced. Subsequently, word driver selecting transistors are turned off, which is followed by operation of the second booster circuit. Thus, the word line voltage is boosted twice.
REFERENCES:
patent: 4078261 (1978-03-01), Millhollan et al.
patent: 4112508 (1978-09-01), Ithoh
patent: 4404661 (1983-09-01), Nagayama et al.
Etoh Jun
Hori Ryoichi
Itoh Kiyoo
Kawajiri Yoshiki
Hitachi , Ltd.
Richardson Robert L.
LandOfFree
Dynamic type semiconductor monolithic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic type semiconductor monolithic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic type semiconductor monolithic memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1738203