Dual array EEPROM for high endurance capability

Details Dual array EEPROM for high endurance capability Dual array EEPROM for high endurance capability

1985-12-12

1988-07-19

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365185, 365200, G11C 700, G11C 1134, G11C 1140

Patent

active

047589884

ABSTRACT:
An EEPROM has two arrays which provide data in response to an address. The EEPROM can be programmed to function in one of two modes. The EEPROM can supply data from a selected one of the arrays or can simultaneously supply data from both arrays. In the mode in which data is supplied simultaneously from both arrays, the data from both arrays is coupled to a common data line where the data is sensed by a sense amplifier.

REFERENCES:
patent: 3681578 (1972-08-01), Stevens
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 4044341 (1977-08-01), Stewart et al.
patent: 4408305 (1983-10-01), Kuo
patent: 4412309 (1983-10-01), Kuo
patent: 4486859 (1984-12-01), Hoffman
patent: 4580247 (1986-04-01), Adam
patent: 4630085 (1986-12-01), Koyama
patent: 4656610 (1987-04-01), Yoshida et al.

Affiliated with

Also associated with

Rating

Dual array EEPROM for high endurance capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual array EEPROM for high endurance capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual array EEPROM for high endurance capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-601512