Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-03-20
2009-06-09
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S736000
Reexamination Certificate
active
07546506
ABSTRACT:
The present invention relates to a DRAM stacked packages, a DIMM, a method for testing them, and a semiconductor manufacturing method. According to the present invention, there is provided a DRAM stacked package comprising: a plurality of stacked DRAMs; external terminals to which test equipment is connected, said external terminals being used to input/output at least address, command, and data; and an interface chip provided between said plurality of stacked DRAMs and said external terminals. The plurality of DRAMs and the interface chip are implemented on a package. The interface chip comprises: a test circuit including: an algorithmic pattern generator for generating a test pattern used to test the plurality of DRAMs; applying circuits for applying said generated test pattern to the plurality of DRAMs; and a comparator for comparing each response signal received from the plurality of DRAMs with an expected value for judgment.
REFERENCES:
patent: 5123016 (1992-06-01), Muller et al.
patent: 6515922 (2003-02-01), Yamagata
patent: 6528817 (2003-03-01), Koga et al.
patent: 6590816 (2003-07-01), Perner
patent: 6961881 (2005-11-01), Yamazaki et al.
patent: 7137055 (2006-11-01), Hirano et al.
patent: 7441166 (2008-10-01), Yamada et al.
patent: 2005/0149803 (2005-07-01), Hirano et al.
patent: 9-504654 (1997-05-01), None
patent: 2001-035188 (2001-02-01), None
patent: 2003-223799 (2003-08-01), None
patent: 2005-182866 (2005-07-01), None
patent: 2003-0023850 (2003-03-01), None
patent: WO 95-05676 (1995-02-01), None
Search Report in Taiwanese Patent Application No. 095107071 mailed Apr. 27, 2009. (No English translation).
Anjo Ichiro
Hirano Katsunori
Katagiri Mitsuaki
Kikuchi Shuji
Sonoda Yuji
Brundidge & Stanger, P.C.
Chung Phung M
Elpida Memory Inc.
Hitachi , Ltd.
LandOfFree
DRAM stacked package, DIMM, and semiconductor manufacturing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with DRAM stacked package, DIMM, and semiconductor manufacturing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM stacked package, DIMM, and semiconductor manufacturing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4122423